Effects of two-step annealing on the characteristics of the low temperature polycrystalline silicon thin film transistors

被引：0

作者：

Choi, KY ^{[1
]}

Lee, JW ^{[1
]}

Choi, HS ^{[1
]}

Yu, JS ^{[1
]}

Han, MK ^{[1
]}

Kim, YS ^{[1
]}

机构：

[1] MYONGJI UNIV,DEPT ELECT ENGN,KYONGGI DO 449728,SOUTH KOREA

来源：

PHYSICA SCRIPTA | 1997年 / T69卷

关键词：

D O I：

10.1088/0031-8949/1997/T69/022

中图分类号：

O4 [物理学];

学科分类号：

0702 ;

摘要：

The effects of two-step annealing on the device characteristics of polysilicon thin film transistors are investigated. The device characteristics such as drain current, mobility and threshold voltage of the low temperature furnace annealed polysilicon thin film transistors is improved considerably due to the reduction of in-grain defects by post-laser annealing. The post-high temperature furnace annealing (900 degrees C) on the low temperature furnace annealed devices does not improve the device performance of polysilicon thin film transistors, due to the facts the annealing temperature of 900 degrees C is much lower than the melting temperature (greater than or equal to 1300 degrees C) of polysilicon. We have also found that the activation energy and hydrogen passivation rate in two-step annealed polysilicon thin film transistors is also improved significantly by the reduction of tail states due to the elimination of in-grain defects.

引用

页码：131 / 133

页数：3

共 50 条

[21] Low temperature polycrystalline silicon thin film transistors flash memory with silicon nanocrystal dot
Ichikawa, Kazunori
Uraoka, Yukiharu
Yano, Hiroshi
Hatayama, Tomoaki
Fuyuki, Takashi
Takahashi, Eiji
Hayashi, Tsukasa
Ogata, Kiyoshi
Japanese Journal of Applied Physics, Part 2: Letters, 2007, 46 (25-28):
[22] Leakage current reduction of poly-Si thin film transistors by two-step annealing
Aoyama, Takashi, 1600, (30):
[23] Dynamic Degradation Mechanisms of Low Temperature Polycrystalline Silicon Thin-Film Transistors
Wang, Mingxiang
Wang, Huaisheng
Zhang, Meng
Lu, Xiaowei
2012 19TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2012,
[24] Density of states in the channel material of low temperature polycrystalline silicon thin film transistors
Mourgues, K
Rahal, A
Mohammed-Brahim, T
Sarret, M
Kleider, JP
Longeaud, C
Bachrouri, A
Romano-Rodriguez, A
JOURNAL OF NON-CRYSTALLINE SOLIDS, 2000, 266 : 1279 - 1283
[25] A reliability model for low-temperature polycrystalline silicon thin-film transistors
Chen, Chih-Yang
Lee, Jam-Wem
Lee, Po-Hao
Chen, Wei-Cheng
Lin, Hsiao-Yi
Yeh, Kuan-Lin
Ma, Ming-Wen
Wang, Shen-De
Lei, Tan-Fu
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (05) : 392 - 394
[26] Studies on the formation of source and drain in low temperature polycrystalline silicon thin film transistors
Lee, Yong Woo
Yang, Gui Fu
Reddy, A. Mallikarjuna
Byun, Chang Woo
Son, Se Wan
Yun, Seung Jae
Joo, Seung Ki
CURRENT APPLIED PHYSICS, 2013, 13 : S182 - S185
[27] Polycrystalline Silicon Thin Film Transistors
Sameshima, Toshiyuki
THIN FILM TRANSISTORS 10 (TFT 10), 2010, 33 (05): : 183 - 191
[28] Polycrystalline silicon thin film transistors
Bhat, KN
Rao, PRS
Panariya, AK
PHYSICS OF SEMICONDUCTOR DEVICES, VOLS 1 AND 2, 1998, 3316 : 539 - 546
[29] Characteristics of two-step crystallized polysilicon thin-film transistors with a novel structure
Hwang, H.-W., 1600, Japan Society of Applied Physics (42):
[30] Characteristics of two-step crystallized polysilicon thin-film transistors with a novel structure
Hwang, HW
Kim, JH
Kim, YS
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (9A): : 5455 - 5460

← 1 2 3 4 5 →