Innovative stack-die package - S2BGA

被引:5
|
作者
Wu, L [1 ]
Wang, YP [1 ]
Hsiao, CS [1 ]
机构
[1] Siliconware Precis Ind Co Ltd, Taichung, Taiwan
关键词
D O I
10.1109/ECTC.2002.1008102
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Stack-die package concept has been emerging 2similar to3 years ago. The major product - stack-die package with Flash and SRAM chips integrated together which is driven by cellular phone for the purpose of size and weight reduction. The basic requirement for these two dies in stacked package is the size difference must be large enough to allow wire bonding process at bottom die if we still want to utilize the low cost, mature wire bonding technology in interconnection. However, this requirement will limit the application in trying to integrate two similar or same size dies into one stack-die package. One solution for this application is to utilize flip chip technology in interconnection to solve the die size difference requirement. One of concerns for this package is the higher assembly cost due to Flip Chip interconnection. Therefore, a low cost, high reliability alternative package structure is created, it is named S2BGA as Fig. 1.(Spacer Stacked Ball Grid Array).
引用
收藏
页码:250 / 253
页数:2
相关论文
共 50 条
  • [31] A 2-bit RF MEMS phase shifter in a thick-film BGA ceramic package
    Varian, K
    Walton, D
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2002, 12 (09) : 321 - 323
  • [32] Engineering the Effective CTE of Si Die with a T2 Package
    Hu, Chuan
    Vandentop, Gilroy J.
    Swan, Johanna M.
    2012 13TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2012, : 157 - 164
  • [33] Imaging CSP: A die size optical package for CMOS imagers and CCD's
    Shweky, I
    Badihi, A
    SENSORS AND CAMERA SYSTEMS FOR SCIENTIFIC, INDUSTRIAL AND DIGITAL PHOTOGRAPHY APPLICATIONS, 2000, 3965 : 414 - 419
  • [34] Second-Level Interconnects Reliability for Large-die Flip Chip Lead-Free BGA Package in Power Cycling and Thermal Cycling Tests
    Lin, Larry
    Tsai, Yu-Ling
    Chou, Tulip
    Su, Ray
    Lu, Gary
    Wu, Max K. C.
    Pan, H. Y.
    Pu, H. P.
    Hsieh, Roger
    Wu, Kenneth
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 921 - 926
  • [35] New technology for high solder reliability on D(2)BGA (Die Dimension Ball Grid Array)
    不详
    NEC RESEARCH & DEVELOPMENT, 1997, 38 (03): : 382 - 382
  • [36] A Fabless Company's Perspective on Large Die Chip Package Interaction (CPI) Challenges
    Chanda, Kaushik
    Mahadev, Vadali
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [40] Giga-Hertz electrical characteristics of flip-chip BGA package exceeding 2,000pin counts
    Nakagawa, K
    Watanabe, M
    Baba, S
    Yamagishi, K
    Sasaki, Y
    Kamiyama, T
    Kimura, M
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 334 - 341