Excess loop delay compensation for continuous-time ΔΣ modulators using interpolation

被引：4
|
作者：
Alamdari, H. Hanafi [1 ]
El-Sankary, K. [1 ]
El-Masry, E. [1 ]
机构：
[1] Dalhousie Univ, Dept Elect & Comp Engn, Microelect Res Lab, Halifax, NS B3J 2X4, Canada
来源：
ELECTRONICS LETTERS | 2009年 / 45卷 / 12期
基金：
美国国家科学基金会;
关键词：
D O I：
10.1049/el.2009.0584
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new excess loop delay compensation technique for continuous-time Delta Sigma-modulators by using signal interpolation is presented. This technique uses an auxiliary differentiator in the feedforward path to construct a signal interpolation at the input of the quantiser to enable an early decision that compensates for excess loop delay. A simple tuning for the interpolation coefficient makes this technique suitable for lowpass, as well as bandpass, modulators. The proposed technique enables the compensation of any amount of delay and does not impose modi. cation on loop filter transfer function or circuitry.
引用
收藏
页码：609 / U10
页数：2
相关论文
共 50 条
  • [41] On the modeling and the stability of continuous-time ΣΔ-modulators
    Anders, Jens
    Mathis, Wolfgang
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 9 - 12
  • [42] A continuous-time switched-current ΣΔ modulator with reduced loop delay
    Luh, L
    Choma, J
    Draper, J
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 286 - 291
  • [43] Noise simulation of continuous-time ΣΔ modulators
    Arias, J
    Quintanilla, L
    Bisbal, D
    San Pablo, J
    Enriquez, L
    Vicente, J
    Barbolla, J
    Noise and Fluctuations, 2005, 780 : 505 - 508
  • [44] Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay
    Yuki Kimura
    Akira Yasuda
    Michitaka Yoshino
    Analog Integrated Circuits and Signal Processing, 2013, 75 : 279 - 286
  • [45] Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay
    Kimura, Yuki
    Yasuda, Akira
    Yoshino, Michitaka
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 75 (02) : 279 - 286
  • [46] Measurement of Continuous-Time ΣΔ Modulators: Implications of Using Spectrum Analyzer
    Ashry, Ahmed
    El-Shennawy, Ahmed K.
    Elbadry, Mohammad
    Elsayed, Ayman
    Aboushady, Hassan
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 9 - 12
  • [47] A clock jitter error compensation and auto-tuning structure for continuous-time ΣΔ modulators
    Ren, Teng-Long
    Hong, Zhi-Liang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 54 (03) : 201 - 209
  • [48] Return to-zero feedback insertion in a continuous time Delta-Sigma modulator for excess loop delay compensation
    Shamsi, Hossein
    Shoaei, Omid
    IEICE ELECTRONICS EXPRESS, 2004, 1 (18): : 568 - 574
  • [49] Continuous-time Delta-Sigma Modulators: Single-loop versus MASH
    Qi, Liang
    Ni, Tianming
    Qin, Xinyu
    Chen, Mingyi
    Li, Yongfu
    Wang, Guoxing
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 252 - 253
  • [50] A current-mode delay-line with continuous-time offset compensation
    Montero, CM
    Díaz Sánchez, A
    2004 1st International Conference on Electrical and Electronics Engineering (ICEEE), 2004, : 614 - 617
12345