Design Space Exploration for 3D Integrated Circuits

被引:0
|
作者
Xie, Yuan [1 ]
Ma, Yuchun [2 ]
机构
[1] Penn State Univ, University Pk, PA 16802 USA
[2] Tsinghua Univ, Beijing, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Three-dimensional integrated circuit (31) IQ is emerging as an attractive option for overcoming the barriers in interconnect scaling, thereby offering an opportunity to continue performance improvements using CMOS technology. 3D IC offers the advantages of high performance, low power, smaller form-factor, and heterogeneous integration benefits. However, to enable the wide adoption of the 3D integration technology, there exist many challenges that need to be addressed. First, cost analysis at the early design stage to help the decision making on whether 3D integration should be used for the application is very critical. EDA design tools are the key to enable effective 3D IC designs; design space exploration at the architecture design is also important to fully take advantages that 3D offers. This article provides a tutorial on the design tools and methodologies to help design space exploration in 3D IC designs.
引用
收藏
页码:2309 / +
页数:2
相关论文
共 50 条
  • [41] Optomec Launches 3D Printer for Integrated Circuits
    不详
    [J]. MANUFACTURING ENGINEERING, 2021, 166 (05): : 31 - 31
  • [42] Adaptive Clock Distribution for 3D Integrated Circuits
    Chen, Xi
    Davis, W. Rhett
    Franzon, Paul D.
    [J]. 2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 91 - 94
  • [43] Building 3D integrated circuits with electronics and photonics
    Xiang, Chao
    Bowers, John E.
    [J]. NATURE ELECTRONICS, 2024, 7 (06): : 422 - 424
  • [44] 3D Printed Flexible Integrated LC Circuits
    Bao, C.
    Kiml, W. S.
    [J]. 2019 IEEE INTERNATIONAL FLEXIBLE ELECTRONICS TECHNOLOGY CONFERENCE (IEEE IFETC 2019), 2019,
  • [45] Loopback Test for 3D Stacked Integrated Circuits
    Huang, Yu-Jung
    Liu, Yan-Cen
    Fu, Shen-Li
    [J]. 2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 23 - 26
  • [46] 3D Integrated Circuits Layout Optimization Game
    Grzesiak-Kopec, Katarzyna
    Nowak, Leszek
    Ogorzalek, Maciej
    [J]. ARTIFICIAL INTELLIGENCE AND SOFT COMPUTING, ICAISC 2017, PT II, 2017, 10246 : 444 - 453
  • [47] Cost Model for Monolithic 3D Integrated Circuits
    Gitlin, Daniel
    Vinet, Maud
    Clermidy, Fabien
    [J]. 2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,
  • [48] Micronetworking: reliable communication on 3D integrated circuits
    Contreras, A. A.
    Moon, T. K.
    Dasu, A.
    Gunther, J. H.
    [J]. ELECTRONICS LETTERS, 2010, 46 (04) : 291 - 292
  • [49] Special Issue on 3D Integrated Circuits and Microarchitectures
    Xie, Yuan
    Cong, Jason
    Franzon, Paul
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2008, 4 (04)
  • [50] Evolutionary design space exploration for median circuits
    Sekanina, L
    [J]. APPLICATIONS OF EVOLUTIONARY COMPUTING, 2004, 3005 : 240 - 249