A Fast FPGA-Based Classification of Application Protocols Optimized Using Cartesian GP

被引：1

作者：

Grochol, David ^{[1
]}

Sekanina, Lukas ^{[1
]}

Zadnik, Martin ^{[1
]}

Korenek, Jan ^{[1
]}

机构：

[1] Brno Univ Technol, Fac Informat Technol, IT4 Innovat Ctr Excellence, Bozetechova 2, Brno 61266, Czech Republic

来源：

APPLICATIONS OF EVOLUTIONARY COMPUTATION, EVOAPPLICATIONS 2015 | 2015年 / 9028卷

关键词：

TRAFFIC CLASSIFICATION;

D O I：

10.1007/978-3-319-16549-3_6

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper deals with design of an application protocol classifier intended for high speed networks operating at 100 Gbps. Because a very low latency is the main design constraint, the classifier is constructed as a combinational circuit in a field programmable gate array. The classification is performed using the first packet carrying the application payload. In order to further reduce the latency, the circuit is optimized by Cartesian genetic programming Using a real network data, we demonstrated viability of our approach in task of a very fast classification of three application protocols (HTTP, SMTP, SSH).

引用

页码：67 / 78

页数：12

共 50 条

[21] An FPGA-based hardware emulator for fast fault emulation
Hong, JH
Hwang, SA
Wu, CW
PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 345 - 348
[22] FPGA-based Implementation of Memory-Intensive Application using OpenCL
Firmansyah, Iman
Du Changdao
Fujita, Norihisa
Yamaguchi, Yoshiki
Boku, Taisuke
PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES (HEART), 2019,
[23] A Fast and Accurate FPGA-Based Fault Injection System
Schweizer, Thomas
Peterson, Dustin
Kuehn, Johannes M.
Kuhn, Tommy
Rosenstiel, Wolfgang
2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 236 - 236
[24] FPGA-Based Digital Pulse Width Modulator With Optimized Linearity
Scharrer, Martin
Halton, Mark
Scanlan, Tony
APEC: 2009 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1- 4, 2009, : 1220 - 1225
[25] Optimized FPGA-based DDR2 SDRAM Controller
Jian Qituo
Liu Liansheng
Peng Yu
Liu Datong
PROCEEDINGS OF 2013 IEEE 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS (ICEMI), 2013, : 786 - 791
[26] The TinyCAN:: An optimized CAN controller IP for FPGA-based platforms
Carvalho, Fabiano C.
Jansch-Porto, Ingrid
Freitas, Edison P.
Pereira, Carlos E.
ETFA 2005: 10th IEEE International Conference on Emerging Technologies and Factory Automation, Vol 1, Pts 1 and 2, Proceedings, 2005, : 371 - 374
[27] AdapNoC: A Fast and Flexible FPGA-based NoC Simulator
Kamali, Hadi Mardani
Hessabi, Shahin
2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,
[28] FAST: FPGA-based Subgraph Matching on Massive Graphs
Jin, Xin
Yang, Zhengyi
Lin, Xuemin
Yang, Shiyu
Qin, Lu
Peng, You
2021 IEEE 37TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING (ICDE 2021), 2021, : 1452 - 1463
[29] An FPGA-based Optimized Memory Controller for Accessing Multiple Memories
Jadhav, Shrikant S.
Gloster, Clay
Naher, Jannatun
Doss, Christopher
Kim, Youngsoo
2020 11TH IEEE ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), 2020, : 635 - 642
[30] FPGA-based Reservoir Computing with Optimized Reservoir Node Architecture
Lin, Chunxiao
Liang, Yibin
Yi, Yang
PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 325 - 330

← 1 2 3 4 5 →