A Fast FPGA-Based Classification of Application Protocols Optimized Using Cartesian GP

被引：1
|
作者：
Grochol, David [1 ]
Sekanina, Lukas [1 ]
Zadnik, Martin [1 ]
Korenek, Jan [1 ]
机构：
[1] Brno Univ Technol, Fac Informat Technol, IT4 Innovat Ctr Excellence, Bozetechova 2, Brno 61266, Czech Republic
来源：
APPLICATIONS OF EVOLUTIONARY COMPUTATION, EVOAPPLICATIONS 2015 | 2015年 / 9028卷
关键词：
TRAFFIC CLASSIFICATION;
D O I：
10.1007/978-3-319-16549-3_6
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper deals with design of an application protocol classifier intended for high speed networks operating at 100 Gbps. Because a very low latency is the main design constraint, the classifier is constructed as a combinational circuit in a field programmable gate array. The classification is performed using the first packet carrying the application payload. In order to further reduce the latency, the circuit is optimized by Cartesian genetic programming Using a real network data, we demonstrated viability of our approach in task of a very fast classification of three application protocols (HTTP, SMTP, SSH).
引用
收藏
页码：67 / 78
页数：12
相关论文
共 50 条
  • [1] Evolutionary circuit design for fast FPGA-based classification of network application protocols
    Grochol, D.
    Sekanina, L.
    Zadnik, M.
    Korenek, J.
    Kosar, V.
    APPLIED SOFT COMPUTING, 2016, 38 : 933 - 941
  • [2] Classification of Application Development for FPGA-Based Systems
    Gonzalez, Ivan
    El-Araby, Esam
    Saha, Proshanta
    El-Ghazawi, Tarek
    Simmler, Harald
    Merchant, Saumil G.
    Holland, Brian M.
    Reardon, Casey
    George, Alan D.
    Lam, Herman
    Stitt, Greg
    Alam, Nahid
    Smith, Melissa C.
    NAECON 2008 - IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, 2008, : 203 - +
  • [3] An FPGA-based eigenfilter using fast Hebbian learning
    Lam, KP
    Mak, ST
    2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 765 - 768
  • [4] Fast Online Trigger using FPGA-based Event Classification for the COMET Phase-I
    Nakazawa, Yu
    Chau, Tai Thanh
    Fujii, Yuki
    Gillies, Ewen
    Ikeno, Masahiro
    Mihara, Satoshi
    Shoji, Masayoshi
    Uchida, Tomohisa
    Ueno, Kazuki
    Lee, MyeongJae
    EUROPEAN PHYSICAL SOCIETY CONFERENCE ON HIGH ENERGY PHYSICS, EPS-HEP2019, 2020,
  • [5] A Fast FPGA-Based BCD Adder
    Mubin Ul Haque
    Zarrin Tasnim Sworna
    Hafiz Md. Hasan Babu
    Ashis Kumer Biswas
    Circuits, Systems, and Signal Processing, 2018, 37 : 4384 - 4408
  • [6] A Fast FPGA-Based BCD Adder
    Ul Haque, Mubin
    Sworna, Zarrin Tasnim
    Babu, Hafiz Md. Hasan
    Biswas, Ashis Kumer
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (10) : 4384 - 4408
  • [7] FPGA-Based Network Traffic Classification Using Machine Learning
    Elnawawy, Mohammed
    Sagahyroon, Assim
    Shanableh, Tamer
    IEEE ACCESS, 2020, 8 : 175637 - 175650
  • [8] Fast FPGA-based Serial Receiver Design
    Urban, Ondrej
    Georgiev, Vjaceslav
    Zich, Jan
    2021 29TH TELECOMMUNICATIONS FORUM (TELFOR), 2021,
  • [9] Fast Radiation Monitoring in FPGA-based Designs
    Leong, C.
    Semiao, J.
    Santos, M. B.
    Teixeira, I. C.
    Teixeira, J. P.
    Batista, A. J. N.
    Goncalves, B.
    Marques, J. G.
    2015 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2015,
  • [10] The Optimized Scheme for FPGA-based LDPC codes using Particle Swarm Optimization
    Noh, Dong-Hee
    Jeong, Sung-Hwan
    Choi, JuHwan
    2019 10TH INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY CONVERGENCE (ICTC): ICT CONVERGENCE LEADING THE AUTONOMOUS FUTURE, 2019, : 623 - 625
12345