High-level symbolic simulation for automatic model extraction

被引：2

作者：

Ouchet, Florent ^{[1
]}

Borrione, Dominique ^{[1
]}

Morin-Allory, Katell ^{[1
]}

Pierre, Laurence ^{[1
]}

机构：

[1] UJF, CNRS, Grenoble INP, TIMA Lab, Grenoble, France

来源：

PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS | 2009年

关键词：

Hardware design language; simulation software; circuit simulation;

D O I：

10.1109/DDECS.2009.5012132

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes VSYML, a symbolic simulator that extracts formal models from VHDL descriptions. The generated models are adequate to formal reasoning in various frameworks. VSYML is a reimplementation of its ancestor Theosim; it brings various improvements e.g., with regard to arrays and other complex data types.

引用

页码：218 / 221

页数：4

共 50 条

[31] Automatic cache partitioning method for high-level synthesis
Jones, Bryant
Hanna, Darrin M.
MICROPROCESSORS AND MICROSYSTEMS, 2019, 67 : 71 - 81
[32] CERTIFY: AutomatiC MEasuRing The QualIty oF High-Level SYnthesis
Rashid, Md Imtiaz
Torabi, Amir H.
Schaefer, Benjamin Carrion
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
[33] Towards an automatic diagnosis for high-level design validation
Khalil, M
Le Traon, Y
Robach, C
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1010 - 1018
[34] Automatic verification of scheduling results in high-level synthesis
Eveking, H
Hinrichsen, H
Ritter, G
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 59 - 64
[35] Automatic generation of high-level contact state space
Ji, XR
Xiao, J
ICRA '99: IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOLS 1-4, PROCEEDINGS, 1999, : 238 - 244
[36] Developing a high-level fault simulation standard
Deniziak, S
Sapiecha, K
COMPUTER, 2001, 34 (05) : 89 - 90
[37] High-level intelligence-oriented simulation
Niculiu, T
Aktouf, C
Cotofana, S
CAS: 2002 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2001, : 381 - 384
[38] Towards Automatic High-Level Code Deployment on Reconfigurable Platforms: A Survey of High-Level Synthesis Tools and Toolchains
Numan, Mostafa W.
Phillips, Braden J.
Puddy, Gavin S.
Falkner, Katrina
IEEE ACCESS, 2020, 8 : 174692 - 174722
[39] SCHEDULING HIGH-LEVEL BLOCKS FOR FUNCTIONAL SIMULATION
WANG, Z
MAURER, PM
26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 87 - 90
[40] A high-level simulation and synthesis environment for ΔΣ modulators
Francken, K
Gielen, GGE
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (08) : 1049 - 1061

← 1 2 3 4 5 →