High-level symbolic simulation for automatic model extraction

被引:2
|
作者
Ouchet, Florent [1 ]
Borrione, Dominique [1 ]
Morin-Allory, Katell [1 ]
Pierre, Laurence [1 ]
机构
[1] UJF, CNRS, Grenoble INP, TIMA Lab, Grenoble, France
关键词
Hardware design language; simulation software; circuit simulation;
D O I
10.1109/DDECS.2009.5012132
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes VSYML, a symbolic simulator that extracts formal models from VHDL descriptions. The generated models are adequate to formal reasoning in various frameworks. VSYML is a reimplementation of its ancestor Theosim; it brings various improvements e.g., with regard to arrays and other complex data types.
引用
下载
收藏
页码:218 / 221
页数:4
相关论文
共 50 条
  • [1] Formal verification of high-level conformance with symbolic simulation
    Kaivola, R
    Naik, A
    HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 153 - 159
  • [2] Equivalence Checking of High-Level Designs Based on Symbolic Simulation
    Matsumoto, Takeshi
    Nishihara, Tasuku
    Kojima, Yoshihisa
    Fujita, Masahiro
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1129 - +
  • [3] Enhancing Bug Hunting Using High-Level Symbolic Simulation
    Chou, Hong-Zu
    Lin, I-Hui
    Yang, Ching-Sung
    Chang, Kai-Hui
    Kuo, Sy-Yen
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 417 - 420
  • [4] Symbolic simulation heuristics for high-level design descriptions with uninterpreted functions
    Hamaguchi, K
    SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2001, : 25 - 30
  • [5] Symbolic Execution of High-Level Transformations
    Al-Sibahi, Ahmad Salim
    Dimovski, Aleksandar S.
    Wasowski, Andrzej
    PROCEEDINGS OF THE 2016 ACM SIGPLAN INTERNATIONAL CONFERENCE ON SOFTWARE LANGUAGE ENGINEERING (SLE'16), 2016, : 207 - 220
  • [6] A high-level semantics extraction model for stored videos
    Liu, Y
    Li, F
    INTERNATIONAL SYMPOSIUM ON MULTIMEDIA SOFTWARE ENGINEERING, PROCEEDINGS, 2000, : 71 - 74
  • [7] Symbolic simulation heuristics for high-level hardware descriptions including uninterpreted functions
    Hamaguchi, K
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 637 - 641
  • [8] Constructing Symbolic Representations for High-Level Planning
    Konidaris, George
    Kaelbling, Leslie Pack
    Lozano-Perez, Tomas
    PROCEEDINGS OF THE TWENTY-EIGHTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2014, : 1932 - +
  • [9] Development of a high-level supply chain simulation model
    Jain, SJ
    Workman, RW
    Collins, LM
    Ervin, EC
    Lathrop, AP
    WSC'01: PROCEEDINGS OF THE 2001 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, 2001, : 1129 - 1137
  • [10] A MODEL FOR THE HIGH-LEVEL DESCRIPTION AND SIMULATION OF VLSI NETWORKS
    VANDERHOEVEN, AJ
    DELANGE, AAJ
    DEPRETTERE, EF
    DEWILDE, PM
    IEEE MICRO, 1990, 10 (04) : 41 - 48