Design and Implementation of Logic Gate Emulator

被引:0
|
作者
Ogungbenro, O. A. [1 ]
Chukwudebe, G. A. [1 ]
Opara, F. K. [1 ]
Ezeh, G. N. [1 ]
机构
[1] Fed Univ Technol Owerri, Dept Elect Elect, Owerri, Nigeria
关键词
Prototypes; Electronics; Laboratoy; Trainer; Experimentation; Emulation; Microcontrollers;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Student's deficiency in practical electronic is greatly associated with the nature of experimentation tools and method of lecture delivery. Most students graduate from the institutions without gaining requisite practical knowledge in electronics. Consequently they source out their final projects and get to the industries without practical capabilities. Attempting to bridge the gap, this paper presents the design of digital logic trainer using emulation technique. The logic trainer presents the right platform for electronics experimentation that enhances practical knowledge The heart of the design is Atmel 8955 microcontroller which has a robust memory capacity for the embedded program. C programming language was used for the software development. Logic gates and other integrated circuits were emulated through the embedded C program such that the same microcontroller is made to present user's friendly platform for emulating digital components. The emulation approach advantaged the students to perform experiments without physical components thereby saving time and cost.
引用
收藏
页码:656 / 663
页数:8
相关论文
共 50 条
  • [41] Design and Implementation of a Load Following Emulator for Nuclear Power Generation
    Inscoe, David
    Karayaka, H. Bora
    Ritenour, Andrew
    IEEE SOUTHEASTCON 2020, 2020,
  • [42] Design and Implementation of AC/DC Active Power Load Emulator
    Elsayed, Ahmed
    Ebrahim, Ahmed F.
    Mohammed, Habeeburrahman
    Mohammed, Osama A.
    IEEE SOUTHEASTCON 2015, 2015,
  • [43] A Fault Tolerant Threshold Logic Gate Design
    Palaniswamy, Ashok Kumar
    Goparaju, Manoj Kumar
    Tragoudas, Spyros
    PROCEEDINGS OF THE 13TH WSEAS INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN CIRCUITS, 2009, : 162 - 167
  • [44] DESIGN OF A NANOTORI-METALLOFULLERENE LOGIC GATE
    Lee, Richard K. F.
    Hill, James M.
    ANZIAM JOURNAL, 2015, 57 (01): : 29 - 42
  • [45] DESIGN OF A DYNAMICALLY PROGRAMMABLE LOGIC GATE - COMMENT
    HURST, SL
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (12) : 986 - 987
  • [46] Design of adiabatic logic for a quantum CNOT gate
    Corato, V
    Silvestrini, P
    Stodolsky, L
    Wosiek, J
    PHYSICS LETTERS A, 2003, 309 (3-4) : 206 - 210
  • [47] CAE UNIFIES LOGIC AND GATE ARRAY DESIGN
    WRIGHT, J
    COMPUTER DESIGN, 1983, 22 (13): : 145 - &
  • [48] Design and fabrication of a CMOS MEMS logic gate
    Tsai, Chun-Yin
    Chen, Tsung-Lin
    Liao, Hsin-Hao
    Lin, Chen-Fu
    Juang, Ying-Zong
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY XVI, 2011, 7926
  • [49] Reversible OR Logic gate design using DNA
    Roy, Pradipta
    Dey, Debarati
    Sinha, Swati
    De, Debashis
    PROCEEDINGS OF SEVENTH INTERNATIONAL CONFERENCE ON BIO-INSPIRED COMPUTING: THEORIES AND APPLICATIONS (BIC-TA 2012), VOL 1, 2013, 201 : 355 - +
  • [50] DESIGN OF A DYNAMICALLY PROGRAMMABLE LOGIC GATE - REPLY
    SUAREZ, RE
    CHANG, O
    ADAM, V
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (12) : 987 - 987