Reversible OR Logic gate design using DNA

被引：4

作者：

Roy, Pradipta ^{[1
]}

Dey, Debarati ^{[1
]}

Sinha, Swati ^{[2
]}

De, Debashis ^{[1
]}

机构：

[1] West Bengal Univ Technol, Dept Comp Sci & Engn, BF-142,Sect 1, Kolkata 700064, West Bengal, India

[2] Univ Calcutta, Ananda Mohan Coll, Dept Zool, Kolkata 700009, West Bengal, India

来源：

PROCEEDINGS OF SEVENTH INTERNATIONAL CONFERENCE ON BIO-INSPIRED COMPUTING: THEORIES AND APPLICATIONS (BIC-TA 2012), VOL 1 | 2013年 / 201卷

关键词：

DNA logic gate; Oligonucleotide; Deoxyribozyme; Reversible logic; Venn diagram; MOLECULAR COMPUTATION; COMPUTING MACHINE; STICKER SYSTEMS; DEOXYRIBOZYME; ENZYME;

D O I：

10.1007/978-81-322-1038-2_30

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In today's world DNA technology is promoted as an alternative approach for advancement over silicon technology. The DNA technology is also used to detect diseases. It needs some molecular computation for which the development of basic circuit unit is required. Basic circuit comprises the AND, OR and NOT gate. In this paper we proposed the design of two-input OR gate with E6 deoxyribozyme whose internal loop is not fixed. OR logic helps to express Boolean expression in Sum of Product (SOP) form and sometimes it uses to minimize the Boolean function. The DNA technology can be used as a substitute method not only for lower time complexity and low power consumption but also this technology is reversible in nature.

引用

页码：355 / +

页数：3

共 50 条

[1] On Adder Design using a Reversible Logic Gate
Lala, P. K.
Parkerson, J. P.
Chakraborty, P.
[J]. EHAC'09: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON ELECTRONICS, HARDWARE, WIRELESS AND OPTIONAL COMMUNICATIONS, 2010, : 131 - +
[2] VLSI implementation of multiplier design using reversible logic gate
Nandhini, V.
Sambath, K.
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 115 (01) : 93 - 100
[3] Design of Low Power Multiplier Using Reversible Logic Gate
Thakre, Ashish K.
Chiwande, Sujata S.
Chafale, Sumit D.
[J]. 2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
[4] VLSI implementation of multiplier design using reversible logic gate
V. Nandhini
K. Sambath
[J]. Analog Integrated Circuits and Signal Processing, 2023, 115 : 93 - 100
[5] Design and Simulation of Reversible Logic Gate Using HCS Macro-Model
[J]. Chowdhury Kolay, Snigdha (snigdhakolay@gmail.com), 2024, 8
[6] Design of Novel Reversible Logic Gate with Enhanced Traits
Singh, Mayank Kumar
Nakkeeran, Rangaswamy
[J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTING AND INFORMATICS (ICICI 2017), 2017, : 202 - 205
[7] Design of a Reversible ALU based on Novel Programmable Reversible Logic Gate Structures
Morrison, Matthew
Ranganathan, Nagarajan
[J]. 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 126 - 131
[8] Concurrently Testable FPGA Design for Molecular QCA Using Conservative Reversible Logic Gate
Thapliyal, Himanshu
Ranganathan, Nagarajan
[J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1815 - 1818
[9] A 32 BIT MAC Unit Design Using Vedic Multiplier and Reversible Logic Gate
Anitha, R.
Deshmukh, Neha
Agarwal, Prashant
Sahoo, Sarat Kumar
Karthikeyan, S. Prabhakar
Reglend, Jacob
[J]. 2015 INTERNATIONAL CONFERENCED ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2015), 2015,
[10] Design and Optimization of Reversible Arithmetic Unit Using Modified Gate Diffusion Input Logic
Siliveri, Swetha
Reddy, N. Siva Sankara
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2023,

← 1 2 3 4 5 →