Optimization for SEU/SET immunity on 0.15 μm fully depleted CMOS/SOI digital logic devices

被引：22
|
作者：
Makihara, A. [1 ]
Yamaguchi, T.
Asai, H.
Tsuchiya, Y.
Amano, Y.
Midorikawa, M.
Shindou, H.
Onoda, S.
Hirao, T.
Nakajima, Y.
Takahashi, T.
Ohnishi, K.
Kuboyama, S.
机构：
[1] High Reliabil Components Corp, Tsukuba, Ibaraki 3050033, Japan
[2] Japan Aerosp Explorat Agcy, Tsukuba, Ibaragi 3058505, Japan
[3] Japan Atom Energy Agcy, Takasaki Radiat Chem Res Estab, Takasaki, Gumma 3701292, Japan
[4] Nihon Univ, Funabashi, Chiba 2748501, Japan
来源：
IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2006年 / 53卷 / 06期
关键词：
commercial process; fully depleted CMOS/SOI; hardness-by-design; SET; SEU;
D O I：
10.1109/TNS.2006.885166
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We designed logic cells hardened for SEUs/SETs using hardness-by-design (HBD) methodology with OKFS 0.15 Am Fully Depleted CMOS/SOI commercial process and these cells were evaluated with sample devices. Our previous work demonstrated that SET-free inverters could be successfully applied as SEU-immune latches. In this work, the logic cells were optimized for SEU/SET immunity up to an LET of 64 MeV/(mg/cm(2)), demonstrating that the process was suitable for space applications with a little penalty.
引用
收藏
页码：3422 / 3427
页数：6
相关论文
共 32 条
  • [21] 0.25 μm fully depleted SOI MOSFETs for RF mixed analog-digital circuits, including a comparison with partially depleted devices with relation to high frequency noise parameters
    Vanmackelberg, M
    Raynaud, C
    Faynot, O
    Pelloie, JL
    Tabone, C
    Grouillet, A
    Martin, F
    Dambrine, G
    Picheta, L
    Mackowiak, E
    Llinares, P
    Sevenhans, J
    Compagne, E
    Fletcher, G
    Flandre, D
    Dessard, V
    Vanhoenacker, D
    Raskin, JP
    SOLID-STATE ELECTRONICS, 2002, 46 (03) : 379 - 386
  • [22] Sub-45nm Fully-Depleted SOI CMOS Subthreshold Logic for Ultra-Low-Power Applications
    Bol, D.
    Ambroise, R.
    Flandre, D.
    Legat, J. -D.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 57 - 58
  • [23] Fringing fields in sub-0.1 μm fully depleted SOI MOSFETs:: optimization of the device architecture
    Ernst, T
    Tinella, C
    Raynaud, C
    Cristoloveanu, S
    SOLID-STATE ELECTRONICS, 2002, 46 (03) : 373 - 378
  • [24] Epilayer Optimization of NPN SiGe HBT with n plus Buried Layer Compatible With Fully Depleted SOI CMOS Technology
    Misra, Prasanna Kumar
    Qureshi, S.
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2014, 14 (03) : 274 - 283
  • [25] High performance and highly reliable novel CMOS devices using accumulation mode multi-gate and fully depleted SOI MOSFETs
    Cheng, W.
    Teramoto, A.
    Kuroda, R.
    Hirayama, M.
    Ohmi, T.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2105 - 2108
  • [26] Fully-Depleted SOI CMOS Technology for Low-Voltage Low-Power Mixed Digital/Analog/Microwave Circuits
    D. Flandre
    J. P. Colinge
    J. Chen
    D. De Ceuster
    J. P. Eggermont
    L. Ferreira
    B. Gentinne
    P. G. A. Jespers
    A. Viviani
    R. Gillon
    J. P. Raskin
    A. Vander Vorst
    D. Vanhoenacker-Janvier
    F. Silveira
    Analog Integrated Circuits and Signal Processing, 1999, 21 : 213 - 228
  • [27] Fully-depleted SOI CMOS technology for low-voltage low-power mixed digital/analog/microwave circuits
    Microelectronics Laboratory, Univ. Catholique de Louvain, Place du Levant 3, 1348 Louvain-la-Neuve, Belgium
    不详
    不详
    Analog Integr Circuits Signal Process, 3 (213-228):
  • [28] Novel diode structures and ESD protection circuits in a 1.8-V 0.15-μm partially-depleted SOI salicided CMOS process
    Ker, MD
    Hung, KK
    Tang, HTH
    Huang, SC
    Chen, SS
    Wang, MC
    PROCEEDINGS OF THE 2001 8TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2001, : 91 - 96
  • [29] Performance Analysis of Fully Depleted Ultra Thin-Body (FD UTB) SOI MOSFET Based CMOS Inverter Circuit for Low Power Digital Applications
    Mishra, Vimal Kumar
    Chauhan, R. K.
    INFORMATION SYSTEMS DESIGN AND INTELLIGENT APPLICATIONS, VOL 2, INDIA 2016, 2016, 434 : 375 - 382
  • [30] Reliable tantalum gate fully-depleted-SOI MOSFET's with 0.15 mu m gate length by low-temperature processing below 500 degrees C
    Ushiki, T
    Yu, MC
    Hirano, Y
    Shimada, H
    Morita, M
    Ohmi, T
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 117 - 120
1234