Physical Thickness 1.x nm Ferroelectric HfZrOx Negative Capacitance FETs

被引:0
|
作者
Lee, M. H. [1 ]
Fan, S. -T. [2 ]
Tang, C. -H. [1 ]
Chen, P. -G. [1 ,3 ]
Chou, Y. -C. [1 ]
Chen, H. -H. [1 ]
Kuo, J. -Y. [1 ]
Xie, M. -J. [1 ]
Liu, S. -N. [1 ]
Liao, M. -H. [3 ]
Jong, C. -A. [4 ]
Li, K. -S. [4 ]
Chen, M. -C. [4 ]
Liu, C. W. [2 ]
机构
[1] Natl Taiwan Normal Univ, Inst Electroopt Sci & Technol, Taipei, Taiwan
[2] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei, Taiwan
[3] Natl Taiwan Univ, Dept Mech Engn, Taipei, Taiwan
[4] Natl Nano Device Labs, Hsinchu, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ferroelectric HfZrOx (FE-HZO) negative capacitance (NC) FETs is experimentally demonstrated with physical thickness 1.5 nm, SS = 52 mV/dec, hysteresis free (threshold voltage shift = 0.8 mV), and 0.65 nm CET (capacitance equivalent thickness). The NC-FinFET modeling is validated on standard 14nm FinFET. The transient behavior of gate and drain current response are exhibited with triangular gate voltage sweep. The dynamic NC model with compact equivalent circuit for ultra-thin FE-HZO is established with experimental data validation, and estimates the fast response. A feasible concept of coupling the ultra-thin FE-HZO (1.x nm) with NC as gate stack paves a promising solution for sub-10nm technology node.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Design Space Optimization for Eradication of NDR Effect in Dielectric/Ferroelectric-Stacked Negative Capacitance Multigate FETs at Sub-3 nm Technology for Digital/ Analog/RF Applications
    Valasa, Sresta
    Ramakrishna Kotha, Venkata
    Tayal, Shubham
    Vadthiya, Narendar
    IEEE TRANSACTIONS ON DIELECTRICS AND ELECTRICAL INSULATION, 2025, 32 (02) : 769 - 778
  • [42] Pushing the Boundaries: Design and Simulation Approach of Negative Capacitance Nanosheet FETs with Ferroelectric and Dielectric Spacers at the Sub-3 nm Technology Node for Analog/RF/Mixed Signal Applications
    Valasa, Sresta
    Kotha, Venkata Ramakrishna
    Vadthiya, Narendar
    ACS APPLIED ELECTRONIC MATERIALS, 2024, 6 (05) : 3206 - 3215
  • [43] Exploring the Physical Origin of the Negative Capacitance Effect in a Metal-Ferroelectric-Metal-Dielectric Structure
    Park, Hyeon Woo
    Byun, Seungyong
    Kim, Kyung Do
    Ryoo, Seung Kyu
    Lee, In Soo
    Lee, Yong Bin
    Lee, Suk Hyun
    Nam, Hyun Woo
    Lee, Jae Hoon
    Song, Jae Hee
    Shin, Sung Jae
    Hwang, Cheol Seong
    ADVANCED FUNCTIONAL MATERIALS, 2023, 33 (51)
  • [44] Exploring the Physical Origin of the Negative Capacitance Effect in a Metal-Ferroelectric-Metal-Dielectric Structure
    Park, Hyeon Woo
    Byun, Seungyong
    Kim, Kyung Do
    Ryoo, Seung Kyu
    Lee, In Soo
    Lee, Yong Bin
    Lee, Suk Hyun
    Nam, Hyun Woo
    Lee, Jae Hoon
    Song, Jae Hee
    Shin, Sung Jae
    Hwang, Cheol Seong
    ADVANCED FUNCTIONAL MATERIALS, 2023,
  • [45] Multiple factors of regulation for transient negative capacitance in PbZr(1-x)Ti(x)O3 ferroelectric thin films
    Cao, Hai-Ze
    Xiao, Yong-Guang
    Ma, Ning-Jie
    Yang, Li-Sha
    Jiang, Yong
    Xiong, Ke
    Li, Gang
    Ouyang, Jun
    Tang, Ming-Hua
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2024, 39 (02)
  • [46] Investigation of Trap-Induced Performance Degradation and Restriction on Higher Ferroelectric Thickness in Negative Capacitance FDSOI FET
    Garg, Chirag
    Chauhan, Nitanshu
    Sharma, Arvind
    Banchhor, Shashank
    Doneria, Aditya
    Dasgupta, S.
    Bulusu, Anand
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (10) : 5298 - 5304
  • [47] Design space exploration of hysteretic negative capacitance ferroelectric FETs based on static solutions of Landau-Khalatnikov model for nonvolatile memory applications
    Takeuchi, Kiyoshi
    Kobayashi, Masaharu
    Hiramoto, Toshiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (03)
  • [48] Hf0.4Zr0.6O2 Thickness-Dependent Transfer Characteristics of In x Zn1-x O y Channel Ferroelectric FETs
    Jeong, Jiae
    Park, Hyoungjin
    Kim, Jihyun
    Moon, Hojin
    Choi, Hyeonsik
    Kim, Eunjin
    Jeon, Seonuk
    Kim, Yunsur
    Woo, Jiyong
    JOURNAL OF PHYSICAL CHEMISTRY LETTERS, 2024, 15 (40): : 10258 - 10264
  • [49] Design and Simulation of Steep-Slope Silicon-On-Insulator FETs using Negative Capacitance: Impact of Buried Oxide Thickness and Remnant Polarization
    Ota, Hiroyuki
    Migita, Shinji
    Hattori, Junichi
    Fukuda, Koichi
    Toriumi, Akira
    2016 IEEE 16TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2016, : 770 - 772
  • [50] Fabrication of High-Gain CMOS Inverter Based on Ambipolar WSe2 Negative-Capacitance FETs With Ferroelectric HfZrAlO as Gate Dielectric
    Tao, Xinge
    Jiang, Weichao
    Liu, Lu
    Xu, Jing-Ping
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (03) : 2203 - 2209