Microstructural investigation of through-silicon via fabrication by pulse-reverse electroplating for high density nanoelectronics

被引:0
|
作者
Lin, Nay [1 ]
Miao, Jianmin [1 ]
Preisser, Robert [2 ]
机构
[1] Nanyang Technol Univ, Sch Mech & Aerosp Engn, Singapore 639798, Singapore
[2] Atotech USA Inc, Coll Nanoscale Sci & Engn, Albany, NY 12203 USA
关键词
TSV; copper; pulse reverse electroplating; DRIE;
D O I
10.1504/IJNT.2014.059821
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this paper, fabrication of through-silicon vias (TSV) with different diameters ranging from 60 mu m to 150 mu m is reported. It was observed that at the low current density of 20 mA/cm(2), all the through-holes with different diameters are filled with copper without voids and pores. At higher current density of 40 mA/cm(2), however, the pillars with diameters bigger than 100 mu m tend to have voids at the middle portion of pillars. Focused ion beam (FIB) examination of the copper pillars fabricated with low current density reveals the difference in grain size and internal structure of the grain along the length of the pillar. Current-potential characters of solution were studied for the electrolyte bath used in the process. It shows the limiting current density around 40-60 mA/cm(2). The microstructures of TSV fabricated at low and high current densities are investigated and it shows that high current density produces porous copper with void at the core of TSV.
引用
收藏
页码:178 / 189
页数:12
相关论文
共 50 条
  • [41] Reliability Approach of High Density Through Silicon Via (TSV)
    Frank, Thomas
    Chappaz, Cedrick
    Leduc, Patrick
    Arnaud, Lucile
    Moreau, Stephane
    Thuaire, Aurelie
    El Farhane, Rebha
    Anghel, Lorena
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 321 - 324
  • [42] Thermally-induced failures of copper through-silicon via structures evaluated by the strain energy density model
    Han, Chang-Fu
    Lin, Jen-Fin
    THIN SOLID FILMS, 2016, 615 : 281 - 291
  • [43] Residual stress investigation of via-last through-silicon via by polarized Raman spectroscopy measurement and finite element simulation
    Feng, Wei
    Watanabe, Naoya
    Shimamoto, Haruo
    Aoyagi, Masahiro
    Kikuchi, Katsuya
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (07)
  • [44] Void-Free Copper Filling of Through Silicon Via by Periodic Pulse Reverse Electrodeposition
    Zhu, Q. S.
    Toda, A.
    Zhang, Y.
    Itoh, T.
    Maeda, R.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2014, 161 (05) : D263 - D268
  • [45] Numerical and Experimental Investigation of Thermomechanical Deformation in High-Aspect-Ratio Electroplated Through-Silicon Vias
    Dixit, Pradeep
    Yaofeng, Sun
    Miao, Jianmin
    Pang, John H. L.
    Chatterjee, Ritwik
    Tummalaa, Rao R.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2008, 155 (12) : H981 - H986
  • [46] Fatigue behaviour analysis of thermal cyclic loading for through-silicon via structures based on backstress stored energy density
    Qian, Hongjiang
    Huang, Zhiyong
    Fan, Haidong
    Wang, Yuexing
    Cao, Linwei
    Zhu, Qingyun
    Zhao, Chaoquan
    INTERNATIONAL JOURNAL OF FATIGUE, 2024, 178
  • [47] Fabrication and Optimization of High Aspect Ratio Through-Silicon-Vias Electroplating for 3D Inductor
    Li, Haiwang
    Liu, Jiasi
    Xu, Tiantong
    Xia, Jingchao
    Tan, Xiao
    Tao, Zhi
    MICROMACHINES, 2018, 9 (10):
  • [48] A novel model for through-silicon via (TSV) filling process simulation considering three additives and current density effect
    Wang, Fuliang
    Zhao, Zhipeng
    Wang, Feng
    Wang, Yan
    Nie, Nantian
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2017, 27 (12)
  • [49] Tailored femtosecond Bessel beams for high-throughput, taper-free through-Silicon vias (TSVs) fabrication
    He, Fei
    Yu, Junjie
    Chu, Wei
    Wang, Zhaohui
    Tan, Yuanxin
    Cheng, Ya
    Sugioka, Koji
    LASER APPLICATIONS IN MICROELECTRONIC AND OPTOELECTRONIC MANUFACTURING (LAMOM) XXI, 2016, 9735
  • [50] Fabrication and Electrical Characterization of High Aspect Ratio Through-Silicon Vias with Polyimide Liner for 3D Integration
    Chen, Xuyan
    Chen, Zhiming
    Xiao, Lei
    Hao, Yigang
    Wang, Han
    Ding, Yingtao
    Zhang, Ziyue
    MICROMACHINES, 2022, 13 (07)