Post-silicon timing yield enhancement using dual-mode elements

被引：1

作者：

Kim, W. ^{[1
]}

Park, H. S. ^{[1
]}

Kim, Y. H. ^{[1
]}

机构：

[1] POSTECH, Div Elect & Comp Engn, Pohang 790784, Gyungbuk, South Korea

来源：

ELECTRONICS LETTERS | 2009年 / 45卷 / 16期

关键词：

D O I：

10.1049/el.2009.1200

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A simple but effective technique for timing yield enhancement is presented. The proposed technique tunes circuit timing using dual-mode elements, which are special logic gates that can change delay leakage characteristics at the post-silicon level. In experiments using the ISCAS-85 benchmarks, the proposed technique reduced the timing failure rate by 59.52% on average.

引用

页码：827 / 828

页数：2

共 50 条

[1] A post-silicon clock timing adjustment using genetic algorithms
Takahashi, E
Kasai, Y
Murakawa, M
Higuchi, T
2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 13 - 16
[2] Post-silicon Timing Diagnosis Made Simple using Formal Technology
Kaiss, Daher
Kalechstain, Jonathan
2014 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2014, : 131 - 138
[3] Statistical Timing Analysis and Criticality Computation for Circuits With Post-Silicon Clock Tuning Elements
Li, Bing
Schlichtmann, Ulf
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (11) : 1784 - 1797
[4] Post-Silicon Timing Validation Method using Path Delay Measurements
Jang, Eun Jung
Chung, Jaeyong
Gattiker, Anne
Nassif, Sani
Abraham, Jacob A.
2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 232 - 237
[5] Diagnosis-based post-silicon timing validation using statistical tools and methodologies
Krstic, A
Wang, LC
Cheng, KT
Mak, TM
INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 339 - 348
[6] A path-based methodology for post-silicon timing validation
Lee, L
Wang, LC
Mak, TM
Cheng, KT
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 713 - 720
[7] On Error Modeling of Electrical Bugs for Post-Silicon Timing Validation
Gao, Ming
Lisherness, Peter
Cheng, Kwang-Ting
Liou, Jing-Jia
2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 701 - 706
[8] Application of Machine Learning Methods in Post-Silicon Yield Improvement
Yigit, Baris
Zhang, Grace Li
Li, Bing
Shi, Yiyu
Schlichtmann, Ulf
2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 243 - 248
[9] Scheduling of PDE Setting and Timing Tests for Post-Silicon Skew Tuning with Timing Margin
Kaneko, Mineo
GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 91 - 92
[10] Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation
Liu, Xiao
Xu, Qiang
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1338 - 1343

← 1 2 3 4 5 →