Design and implementation of a high-speed RFID data filtering engine

被引:0
|
作者
Park, Hyunsung [1 ]
Kim, Jongdeok [1 ]
机构
[1] Pusan Natl Univ, Dept Elect & Comp Engn, Pusan 609735, South Korea
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper, we present a high-speed RFID data filtering engine designed to carry out filtering under the conditions of massive data and massive filters. We discovered that the high-speed RFID data filtering technique is very similar to the high-speed packet classification technique which is used in highspeed routers and firewall systems. Actually, our filtering engine is designed based on existing packet classification algorithms, Bit-Parallelism and Aggregated Bit Vector (ABV). In addition, we also discovered that there are strong temporal relations and redundancy in the RFID data filtering operations. We incorporated two kinds of caches, tag and filter caches, to make use of this characteristic to improve the efficiency of the filtering engine. The performance of the proposed engine has been examined by implementing a prototype system and testing it. Compared to the basic sequential filter comparison approach, our engine shows much better performance, and it gets better as the number of filters increases.
引用
收藏
页码:423 / 434
页数:12
相关论文
共 50 条
  • [31] Design and implementation of high-speed parallel ATR system
    Zhao, GZ
    Zhang, TX
    Cao, ZG
    DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2005, 1 : 21 - 26
  • [32] VLSI design and implementation of high-speed Viterbi decoder
    You, YX
    Wang, JX
    Lai, FC
    Ye, YZ
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 64 - 68
  • [33] The Design and Implementation of High-Speed Codec Based on FPGA
    Ren, Weiji
    Liu, Hao
    2018 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN), 2018, : 427 - 432
  • [34] HIGH-SPEED DATA ACQUISITION AND FILTERING WITH A FASTBUS MASTER MODULE
    ARAI, Y
    UEHARA, S
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1991, 301 (03): : 497 - 505
  • [35] Design and implementation of a high-speed reconfigurable cipher chip
    Gao, Nana
    Li, Zhancai
    Wang, Qin
    Journal of Systems Engineering and Electronics, 2006, 17 (04) : 712 - 716
  • [36] A HIGH-SPEED SOFTWARE IMPLEMENTATION OF THE DATA ENCRYPTION STANDARD
    SHEPHERD, SJ
    COMPUTERS & SECURITY, 1995, 14 (04) : 349 - 357
  • [37] Design and implementation of the high speed TCP/IP offload engine
    Chung, Shen-Ming
    Li, Chun-Yi
    Lee, Hsiao-Hui
    Li, Jeng-Han
    Tsai, Yau-Cheng
    Chen, Chi-Chun
    2007 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES, VOLS 1-3, 2007, : 574 - 579
  • [38] Design of high-speed data acquisition card
    Lu, F
    Meng, LF
    ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 531 - 534
  • [39] HIGH-SPEED DATA ACQUISITION DESIGN SYSTEM
    LEVREAULT, JE
    ELECTRONIC PRODUCTS MAGAZINE, 1983, 25 (12): : 89 - 92
  • [40] High-speed data acquisition system design
    Choubey, Amit Kumar
    Raushan, Ravi
    Kumar, V. Manoj
    ISSCAA 2006: 1st International Symposium on Systems and Control in Aerospace and Astronautics, Vols 1and 2, 2006, : 946 - 951