Design and implementation of a high-speed RFID data filtering engine

被引:0
|
作者
Park, Hyunsung [1 ]
Kim, Jongdeok [1 ]
机构
[1] Pusan Natl Univ, Dept Elect & Comp Engn, Pusan 609735, South Korea
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper, we present a high-speed RFID data filtering engine designed to carry out filtering under the conditions of massive data and massive filters. We discovered that the high-speed RFID data filtering technique is very similar to the high-speed packet classification technique which is used in highspeed routers and firewall systems. Actually, our filtering engine is designed based on existing packet classification algorithms, Bit-Parallelism and Aggregated Bit Vector (ABV). In addition, we also discovered that there are strong temporal relations and redundancy in the RFID data filtering operations. We incorporated two kinds of caches, tag and filter caches, to make use of this characteristic to improve the efficiency of the filtering engine. The performance of the proposed engine has been examined by implementing a prototype system and testing it. Compared to the basic sequential filter comparison approach, our engine shows much better performance, and it gets better as the number of filters increases.
引用
收藏
页码:423 / 434
页数:12
相关论文
共 50 条
  • [21] Design and implementation of a scalable switch architecture for efficient high-speed data multicasting
    Li, Cheng
    Venkatesan, R.
    Heys, Howard M.
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2007, 20 (09) : 1011 - 1036
  • [22] Design and implementation of lossless compression encoding for high-speed data acquisition and storage
    Ce, Zhu
    Hui, Xu
    PROCEEDINGS OF 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS (ICEMI), VOL. 1, 2015, : 502 - 506
  • [23] High-speed data acquisition of the reader of the SAW RFID system
    Chen, Zhijun
    Jia, Hao
    Chen, Tao
    Wang, Xinchen
    Guo, Jiajia
    Cai, Pinggen
    IET SCIENCE MEASUREMENT & TECHNOLOGY, 2019, 13 (08) : 1163 - 1169
  • [24] A joint implementation for bit synchronization and filtering in high-speed digital receivers
    Yang, Jie
    Cui, Song-Qi
    Liu, Ce-Lun
    Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2010, 30 (12): : 1465 - 1469
  • [25] DESIGN OF A MULTIPLIER-ACCUMULATOR FOR HIGH-SPEED IMAGE FILTERING
    ISLAM, FF
    TAMARU, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (11) : 2022 - 2032
  • [26] VLSI design and implementation of a high-speed Viterbi decoder
    Li, Qing
    Deng, Yunsong
    Zeng, Xiaoyang
    Gu, Yehua
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2007, 44 (12): : 2143 - 2148
  • [27] Design and Implementation of High-Speed Dual-Modulus
    Song, Jianjun
    Sun, Liu
    Zhang, Heming
    Hu, Huiyong
    EMERGING SYSTEMS FOR MATERIALS, MECHANICS AND MANUFACTURING, 2012, 109 : 271 - 275
  • [28] A HIGH-SPEED PROTOCOL PARALLEL IMPLEMENTATION - DESIGN AND ANALYSIS
    LAPORTA, TF
    SCHWARTZ, M
    HIGH PERFORMANCE NETWORKING, IV, 1993, 14 : 135 - 150
  • [29] Design and Implementation of High-Speed Wire Computer Network
    Jing, Zheng
    An, Lianxiang
    Liu, Xinling
    Jin, Luxiao
    PROCEEDINGS OF 2010 ASIA-PACIFIC YOUTH CONFERENCE ON COMMUNICATION, VOLS 1 AND 2, 2010, : 864 - 867