共 8 条
- [1] Layout Constrained Body-Biasing for Thermal Clock-Skew Compensation 2012 18TH INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC), 2012, : 184 - 189
- [2] Clock-skew constrained placement for row based designs INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 219 - 220
- [3] A CAD-Based Investigation of Clock-Skew Hazards in Pipelined NORA Dynamic Logic Circuits Analog Integrated Circuits and Signal Processing, 2004, 40 : 103 - 108
- [4] Dynamic thermal clock skew compensation using tunable delay buffers ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 162 - 167
- [7] Live Demonstration: Body-Bias Based Performance Monitoring and Compensation for a Near-Threshold Multi-Core Cluster in 28nm FD-SOI Technology 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
- [8] A Dynamic Body-Bias Linearization Technique Enabling Wide-Band GmC based Continous-Time Sigma-Delta Converters in 22 nm FD-SOI CMOS 2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 1090 - 1093