Row-based body-bias assignment for dynamic thermal clock-skew compensation

被引:2
|
作者
Tenace, Valerio [1 ]
Miryala, Sandeep [1 ]
Calimera, Andrea [1 ]
Macii, Alberto [1 ]
Macii, Enrico [1 ]
Poncino, Massimo [1 ]
机构
[1] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy
关键词
Clock tree; Clock skew; Thermal effects; Body biasing; Adaptive strategy; Skew compensation; CIRCUITS; BUFFERS; IMPACT;
D O I
10.1016/j.mejo.2013.11.013
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work describes how Adaptive Body Biasing can be applied on the Clock Distribution Networks (CDNs) to dynamically compensate the thermally induced skews. By selectively changing the bulk polarizations of the clock buffers, i.e., Forward Body Bias (FBB) to speed-up, or Reverse Body Bias (RBB) to slow down, it is possible to recover the timing phase shifts that accumulate along the clock tree paths due to on-chip thermal gradients. The design constraints that are imposed by the semi-custom layout rules make the physical implementation of the proposed technique a non-trivial task. In fact, such rules require that the biasing should be applied with a relatively coarse granularity, e.g., a row of the layout rather than a single cell. In this paper we propose a row-based Integer Linear Programming (ILP) formulation for identifying a physically constrained optimal body-biasing assignment for thermal clock skew compensation. We also describe a faster linear heuristic that accounts the timing penalties imposed on the logic circuits by the application of the row-based body-biasing. In order to assess the applicability and the effectiveness of the proposed strategies, we benchmarked both the ILP and the heuristic against a cell-based approach using as test cases a set of circuits mapped onto an industrial 40 nm technology provided by STMicroelectronics. Experimental results show how a sensible reduction of the thermally induced skew can be achieved, while maintaining compliance with the imposed physical design rules and while keeping timing penalties under control. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:530 / 538
页数:9
相关论文
共 8 条
  • [1] Layout Constrained Body-Biasing for Thermal Clock-Skew Compensation
    Tenace, Valerio
    Miryala, Sandeep
    Calimera, Andrea
    Macii, Alberto
    Macii, Enrico
    Poncino, Massimo
    2012 18TH INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC), 2012, : 184 - 189
  • [2] Clock-skew constrained placement for row based designs
    Venkateswaran, N
    Bhatia, D
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 219 - 220
  • [3] A CAD-Based Investigation of Clock-Skew Hazards in Pipelined NORA Dynamic Logic Circuits
    Fei Yuan
    Analog Integrated Circuits and Signal Processing, 2004, 40 : 103 - 108
  • [4] Dynamic thermal clock skew compensation using tunable delay buffers
    Chakraborty, A.
    Duraisami, K.
    Sathanur, A.
    Sithambaram, R.
    Benini, L.
    Macii, A.
    Macii, E.
    Poncino, M.
    ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 162 - 167
  • [5] Dynamic thermal clock skew compensation using tunable delay buffers
    Chakraborty, Ashutosh
    Duraisami, Karthik
    Sathanur, Ashoka
    Sithambaram, Prassanna
    Benini, Luca
    Macii, Alberto
    Macii, Enrico
    Poncino, Massimo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (06) : 639 - 649
  • [6] Supply and Body-Bias Voltage Assignment Based Technique for Power and Temperature Control on a Chip at Iso-Performance Conditions
    Gandhi, Virat
    Devanathan, V. R.
    Visvanathan, V.
    Patnaik, Milan
    Kamakoti, V.
    JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (02) : 207 - 220
  • [7] Live Demonstration: Body-Bias Based Performance Monitoring and Compensation for a Near-Threshold Multi-Core Cluster in 28nm FD-SOI Technology
    Di Mauro, Alfio
    Rossi, Davide
    Pullini, Antonio
    Flatresse, Philippe
    Benini, Luca
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [8] A Dynamic Body-Bias Linearization Technique Enabling Wide-Band GmC based Continous-Time Sigma-Delta Converters in 22 nm FD-SOI CMOS
    Edler, Julius
    Runge, Marcel
    Gerfers, Friedel
    2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 1090 - 1093