Analysis of Ring Oscillator Structures to Develop a Design Methodology for RO-PUF Circuits

被引:0
|
作者
Komurcu, Giray [1 ]
Pusane, Ali Emre [2 ]
Dundar, Gunhan [2 ]
机构
[1] TUBITAK, Natl Res Inst Elect & Cryptol, TR-41470 Kocaeli, Turkey
[2] Bogazici Univ, Dept Elect & Elect Engn, TR-34342 Bebek, Turkey
关键词
Ring Oscillator; Physical Unclonable Functions; Robustness; Jitter; Spatial Variation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ring Oscillators (RO) are the main primitives of Physical Unclonable Functions (PUFs) that generate chip specific signatures depending on the uncontrollable components present in the manufacturing process. RO-PUFs are one of the popular PUF types among various structures presented in the literature. However, due to the noisy nature of RO circuits, robust output generation is problematic in RO-PUFs. Maximizing the robustness of a PUF is the main design objective, and analytical solutions have not been developed yet to overcome this problem. In this work, RO structures are analyzed and the effects of RO inverter count and measurement time are examined theoretically and practically in terms of jitter and spatial variation. Next, a design methodology is presented to easily determine the measurement time and RO inverter count for best performing RO-PUFs. In addition to this, the design methodology is practically verified by comparing the jitter and spatial variation to the robustness measurements of previously built RO-PUF circuits.
引用
收藏
页码:332 / 335
页数:4
相关论文
共 50 条
  • [1] Performance Analysis of CMOS-Memristor hybrid Ring Oscillator Physically Unclonable Function (RO-PUF)
    Loong, Julius Teo Han
    Hashim, Noor Alia Nor
    Hamid, Muhammad Saiful
    Hamid, Fazrena Azlee
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE) PROCEEDINGS, 2016, : 304 - 307
  • [2] Optimisation of RO-PUF Design Parameters for Minimising the Effective Area per PUF Bit
    Driemeyer, Bjoern
    Mandry, Holger
    Wiens, David-Peter
    Becker, Joachim
    Ortmanns, Maurits
    [J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [3] A true random number generator based on a Chua and RO-PUF: design, implementation and statistical analysis
    Kaya, Turgay
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (02) : 415 - 426
  • [4] A true random number generator based on a Chua and RO-PUF: design, implementation and statistical analysis
    Turgay Kaya
    [J]. Analog Integrated Circuits and Signal Processing, 2020, 102 : 415 - 426
  • [5] Improving the Quality of FPGA RO-PUF by Principal Component Analysis (PCA)
    Asha, K. A.
    Hsu, Li En
    Patyal, Abhishek
    Chen, Hung-Ming
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2021, 17 (03)
  • [6] Research and design of a high-security configurable RO-PUF based on FPGA
    Li, Ke-li
    Meng, Yuan
    Li, Jun
    Wang, Sheng-kai
    Yang, Jun
    [J]. PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE OF INFORMATION AND COMMUNICATION TECHNOLOGY, 2021, 183 : 40 - 45
  • [7] Fault-tolerant reversible logic gate-based RO-PUF design
    Karmakar, Mridula
    Naz, Syed Farah
    Shah, Ambika Prasad
    [J]. Memories - Materials, Devices, Circuits and Systems, 2023, 4
  • [8] Prediction of variation aware FOSC in ring oscillators (ROs) to mitigate the impact of aging on RO-PUF
    Acharya, Lomash Chandra
    Singh, Khoirom Johnson
    Gupta, Neha
    Dargupally, Mahipal
    Mishra, Neeraj
    Sharma, Arvind
    Acharya, Abhishek
    Ramakrishnan, Venkatraman
    Mandal, Ajoy
    Dasgupta, Sudeb
    Bulusu, Anand
    [J]. SOLID-STATE ELECTRONICS, 2023, 210
  • [9] Improving RO-PUF Quality on FPGAs by Incorporating Design-Dependent Frequency Biases
    Feiten, Linus
    Martin, Tobias
    Sauer, Matthias
    Becker, Bernd
    [J]. 2015 20TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2015,
  • [10] A design of ring oscillator based PUF on FPGA
    Kodytek, Filip
    Lorenez, Robert
    [J]. 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 37 - 42