共 50 条
- [1] A true random number generator based on a Chua and RO-PUF: design, implementation and statistical analysis [J]. Analog Integrated Circuits and Signal Processing, 2020, 102 : 415 - 426
- [2] True Random Number Generator based on RO-PUF [J]. PROCEEDINGS OF THE 37TH CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS 2022), 2022, : 36 - 41
- [3] Design and Implementation of Chaos Based True Random Number Generator on FPGA [J]. 2014 22ND SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2014, : 236 - 239
- [6] Design, FPGA implementation and statistical analysis of chaos-ring based dual entropy core true random number generator [J]. Analog Integrated Circuits and Signal Processing, 2020, 102 : 445 - 456
- [7] Design and implementation of a true random number generator based on digital circuit artifacts [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS CHES 2003, PROCEEDINGS, 2003, 2779 : 152 - 165
- [8] Design of True Random Number Generator Based on VCO [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2019, 47 (02): : 417 - 421
- [9] Analysis of Ring Oscillator Structures to Develop a Design Methodology for RO-PUF Circuits [J]. 2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 332 - 335
- [10] Research and design of a high-security configurable RO-PUF based on FPGA [J]. PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE OF INFORMATION AND COMMUNICATION TECHNOLOGY, 2021, 183 : 40 - 45