Aspects of genetic algorithms in evolvable hardware implementation

被引：0

作者：

Negoita, MG ^{[1
]}

Dediu, AH ^{[1
]}

Mihaila, D ^{[1
]}

机构：

[1] Natl Res & Dev Inst Microtechnol, Bucharest 72996, Romania

来源：

PROGRESS IN CONNECTIONIST-BASED INFORMATION SYSTEMS, VOLS 1 AND 2 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

The contents of the paper has the following structure: the first part briefly presents the most known methods based on EC for implementation of EHW the second part presents some general aspects of GA hardware implementation, mainly their complexity implications on the resulted architectures; the third part deals with some concrete design elements of EHW using GA, namely GA with local improvement of the chromosomes; the fourth part includes concluding remarks and the end of the paper is a list of the references used in this work.

引用

页码：682 / 685

页数：4

共 50 条

[1] Functional level implementation of evolvable hardware using genetic algorithms
Karunya, B.
Uma, R.
[J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 671 - +
[2] A family of compact genetic algorithms for intrinsic evolvable hardware
Gallagher, JC
Vigraham, S
Kramer, G
[J]. IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2004, 8 (02) : 111 - 126
[3] Bio-inspired Genetic Algorithms on FPGA Evolvable Hardware
Kasik, Vladimir
Penhaker, Marek
Novak, Vilem
Pustkova, Radka
Kutalek, Frantisek
[J]. INTELLIGENT INFORMATION AND DATABASE SYSTEMS (ACIIDS 2012), PT II, 2012, 7197 : 439 - 447
[4] Genetic algorithms with optimal structure applied to Evolvable HardWare (EHW)
Mihaila, D
[J]. COMPUTATIONAL INTELLIGENCE: THEORY AND APPLICATIONS, 1997, 1226 : 69 - 73
[5] An implementation of compact genetic algorithm on FPGA for extrinsic evolvable hardware
Oliveira, Tiago Carvalho
Pilla Junior, Valfredo
[J]. 2008 4TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2008, : 187 - 190
[6] Evolvable hardware with genetic learning
Higuchi, T
Iwata, M
Kajitani, J
Yamada, H
Manderick, B
Hirao, Y
Murakawa, M
Yoshizawa, S
Furuya, T
[J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 29 - 32
[7] The Implementation of Evolvable Hardware Closed Loop
Chu Jie
Zhao Qiang
Ding Guo-liang
Yuan Liang
[J]. INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTATION TECHNOLOGY AND AUTOMATION, VOL 2, PROCEEDINGS, 2008, : 48 - 51
[8] Performance analysis of intrinsic embedded evolvable hardware using memetic and genetic algorithms
Chandrasekharan, Ranjith
Rani, S. P. Joy Vasantha
[J]. INTERNATIONAL JOURNAL OF BIO-INSPIRED COMPUTATION, 2020, 15 (01) : 43 - 51
[9] Hardware implementation of genetic algorithms for VLSI design
Koonar, G
Areibi, S
Moussa, MA
[J]. COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2002, : 197 - 200
[10] A hardware implementation of genetic algorithms for measurement characterization
Sharawi, MS
Quinlan, J
Abdel-Aty-Zohdy, HS
[J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 1267 - 1270

← 1 2 3 4 5 →