Algorithm for automated custom Network-on-Chip topologies design

被引：0

作者：

Bykov, S. O. ^{[1
]}

机构：

[1] Vladimir State Univ, Dept Comp Engn, Vladimir, Russia

来源：

PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013) | 2013年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Network-on-chip (NoC) has been proposed as a solution to the communication challenges of System-on-chip (SoC) design in nanoscale technologies. Regular topologies are good for homogeneous systems, but in the general case it is better to design specific topology for effective use of chip resources. This paper describes automated custom Network-on-Chip topologies design.

引用

页数：3

共 50 条

[1] An automated technique for design of custom Network-on-Chip topologies
Bykov, S. O.
Mosin, S. G.
[J]. PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
[2] Design of Mesh & Torus Topologies for Network-on-Chip Application
Bhople, Sonal S.
Gaikwad, M. A.
[J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2014, 14 (07): : 111 - 115
[3] DESIGN OF A MULTICAST ROUTER FOR NETWORK-ON-CHIP ARCHITECTURES WITH IRREGULAR TOPOLOGIES
Tseng, Hsi-Che
Ye, Zhi-Hong
Chi, Hsin-Chou
[J]. PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON COMPUTING & INFORMATICS, 2015, : 570 - 575
[4] A low complexity heuristic for design of custom network-on-chip architectures
Srinivasan, Krishnan
Chatha, Karam S.
[J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 128 - +
[5] Explorations of Honeycomb Topologies for Network-on-Chip
Yin, Alexander Wei
Xu, Thomas Canhao
Liljeberg, Pasi
Tenhunen, Hannu
[J]. 2009 6TH IFIP INTERNATIONAL CONFERENCE ON NETWORK AND PARALLEL COMPUTING, 2009, : 73 - 79
[6] Custom topology generation for network-on-chip
Stuart, Matthias Bo
Sparso, Jens
[J]. 2007 NORCHIP, 2007, : 81 - 84
[7] A methodology for layout aware design and optimization of custom network-on-chip architectures
Srinivasan, Krishnan
Chatha, Karam S.
[J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 352 - +
[8] PERFORMANCE ASSESSMENT OF DIFFERENT NETWORK-ON-CHIP TOPOLOGIES
Reddy, Tetala Neel Kamal
Swain, Ayas Kanta
Singh, Jayant Kumar
Mahapatra, Kamala Kanta
[J]. 2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
[9] Analysis of network-on-chip topologies for cost-efficient chip multiprocessors
Ortin-Obon, Marta
Suarez-Gracia, Dario
Villarroya-Gaudo, Maria
Izu, Cruz
Vinals-Yufera, Victor
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 42 : 24 - 36
[10] ZigZag: An Efficient Deterministic Network-on-chip Routing Algorithm Design
Valencia, Pedro
Muller, Eric
Wang, Nan
[J]. 2017 8TH IEEE ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON), 2017, : 1 - 5

← 1 2 3 4 5 →