Explorations of Honeycomb Topologies for Network-on-Chip

被引:14
|
作者
Yin, Alexander Wei [1 ]
Xu, Thomas Canhao [1 ]
Liljeberg, Pasi [1 ]
Tenhunen, Hannu [1 ]
机构
[1] Univ Turku, Dept Informat Technol, Turku, Finland
关键词
D O I
10.1109/NPC.2009.34
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Rectangular mesh and torus are the mostly used topologies in network-on-chip (NoC) based systems. In this paper, we quantitatively illustrate that the honeycomb topology is an advantageous design alternative in terms of network cost which is one of the most important parameters that reflects both network performance and implementation cost. Comparing with the rectangular mesh and torus, honeycomb mesh and torus topologies lead to 40% decrease of the network cost. Then we explore the NoC related topological properties of both honeycomb mesh and torus topologies. By transforming the honeycomb topologies into rectangular brick shapes, we demonstrate that the honeycomb topologies are feasible to be implemented with rectangular devices. We also propose a 3D honeycomb topology since 3D IC has become an emerging and promising technique. Another contribution of this paper is the proposal of deadlock free routing algorithms. Based on either the concept of turn model or the logical network, deadlock free routing for all the discussed honeycomb topologies can be achieved.
引用
收藏
页码:73 / 79
页数:7
相关论文
共 50 条
  • [1] PERFORMANCE ASSESSMENT OF DIFFERENT NETWORK-ON-CHIP TOPOLOGIES
    Reddy, Tetala Neel Kamal
    Swain, Ayas Kanta
    Singh, Jayant Kumar
    Mahapatra, Kamala Kanta
    [J]. 2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
  • [2] An automated technique for design of custom Network-on-Chip topologies
    Bykov, S. O.
    Mosin, S. G.
    [J]. PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
  • [3] Analysis of network-on-chip topologies for cost-efficient chip multiprocessors
    Ortin-Obon, Marta
    Suarez-Gracia, Dario
    Villarroya-Gaudo, Maria
    Izu, Cruz
    Vinals-Yufera, Victor
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 42 : 24 - 36
  • [4] Design of Mesh & Torus Topologies for Network-on-Chip Application
    Bhople, Sonal S.
    Gaikwad, M. A.
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2014, 14 (07): : 111 - 115
  • [5] Algorithm for automated custom Network-on-Chip topologies design
    Bykov, S. O.
    [J]. PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
  • [6] A Reconfiguration Technique for Area-efficient Network-on-Chip Topologies
    Logvinenko, Alexander
    Tutsch, Dietmar
    [J]. PROCEEDINGS OF THE 2011 INTERNATIONAL SYMPOSIUM ON PERFORMANCE EVALUATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, 2011, : 259 - 264
  • [7] DESIGN OF A MULTICAST ROUTER FOR NETWORK-ON-CHIP ARCHITECTURES WITH IRREGULAR TOPOLOGIES
    Tseng, Hsi-Che
    Ye, Zhi-Hong
    Chi, Hsin-Chou
    [J]. PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON COMPUTING & INFORMATICS, 2015, : 570 - 575
  • [8] Efficient routing in network-on-chip for 3D topologies
    Silva Junior, Luneque
    Nedjah, Nadia
    Mourelle, Luiza De Macedo
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (10) : 1695 - 1712
  • [9] A Method for Integrating Network-on-chip Topologies with 3D ICs
    Kumar, M. Pawan
    Kumar, Anish S.
    Murali, Srinivasan
    Benini, Luca
    Veezhinathan, Kamakoti
    [J]. 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 60 - 65
  • [10] Deterministic Synthesis of Hybrid Application-Specific Network-on-Chip Topologies
    Todorov, Vladimir
    Mueller-Gritschneder, Daniel
    Reinig, Helmut
    Schlichtmann, Ulf
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (10) : 1503 - 1516