共 50 条
- [1] PERFORMANCE ASSESSMENT OF DIFFERENT NETWORK-ON-CHIP TOPOLOGIES [J]. 2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
- [2] An automated technique for design of custom Network-on-Chip topologies [J]. PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
- [4] Design of Mesh & Torus Topologies for Network-on-Chip Application [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2014, 14 (07): : 111 - 115
- [5] Algorithm for automated custom Network-on-Chip topologies design [J]. PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
- [6] A Reconfiguration Technique for Area-efficient Network-on-Chip Topologies [J]. PROCEEDINGS OF THE 2011 INTERNATIONAL SYMPOSIUM ON PERFORMANCE EVALUATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, 2011, : 259 - 264
- [7] DESIGN OF A MULTICAST ROUTER FOR NETWORK-ON-CHIP ARCHITECTURES WITH IRREGULAR TOPOLOGIES [J]. PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON COMPUTING & INFORMATICS, 2015, : 570 - 575
- [9] A Method for Integrating Network-on-chip Topologies with 3D ICs [J]. 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 60 - 65