On the Progressive Performance of a 700-V Triple RESURF LDMOS Based on Substrate Termination Technology

被引:0
|
作者
Qiao, Ming [1 ]
Yu, Liang-Liang [1 ]
Wang, Hui-Hui [2 ]
Jin, Feng [2 ]
Li, Zhao-Ji [1 ]
Zhang, Bo [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu, Sichuan, Peoples R China
[2] Shanghai Huahong Grace Semicond Mfg Corp, Shanghai, Peoples R China
基金
中国国家自然科学基金;
关键词
DMOS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a novel triple reduced surface field (RESURF) LDMOS with N-top layer based on substrate termination technology (STT) is proposed. The analytical models of surface potential, surface electric field, breakdown voltage (BV) and optimal integrated charge of N-top layer (Q(ntop)) for the novel triple RESURF LDMOS are achieved. Furthermore, STT is applied to avoid the premature avalanche breakdown occurring in the curved source region with small curvature radius for the interdigitated layout. Two key parameters of L and L-P are optimized. With optimization for the termination region, the LDMOS demonstrates a progressive performance with lowest specific on-resistance (R-on,R-sp) for the 700-V LDMOS in comparison to the other latest existing technologies.
引用
收藏
页码:385 / 388
页数:4
相关论文
共 50 条
  • [1] A 700-V Junction-Isolated Triple RESURF LDMOS With N-Type Top Layer
    Qiao, Ming
    Li, Yanfei
    Zhou, Xin
    Li, Zhaoji
    Zhang, Bo
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (07) : 774 - 776
  • [2] 3-D Edge Termination Design and RON,sp-BV Model of A 700-V Triple RESURF LDMOS With N-Type Top Layer
    Qiao, Ming
    Wang, Zhengkang
    Wang, Yuru
    Yu, Liangliang
    Xiao, Qianqian
    Li, Zhaoji
    Zhang, Bo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (06) : 2579 - 2586
  • [3] A novel SON LDMOS with Triple-RESURF technology
    Wang, Zhuo
    Lu, Muting
    Zhou, Xin
    Wang, Jun
    Yang, Wen
    Zhang, Bo
    SUPERLATTICES AND MICROSTRUCTURES, 2014, 75 : 151 - 158
  • [4] Optimized Dynamic RON With p-Type Buried Layer Bridge in 700-V Triple RESURF nLDMOS
    Mao, Kun
    Nie, Hai
    Chen, Zhu
    Yao, Yao
    Du, Jiang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (08) : 3287 - 3292
  • [5] Analytical Study on a 700 V Triple RESURF LDMOS With a Variable High-K Dielectric Trench
    Cao, Zhen
    Wang, Qian
    Jiao, Licheng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (06) : 2872 - 2878
  • [6] A novel 700-V SOI LDMOS with double-sided trench
    Luo, Xiaorong
    Zhang, Bo
    Li, Zhaoji
    Guo, Yufeng
    Tang, Xinwei
    Liu, Yong
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (05) : 422 - 424
  • [7] Design of a 700 V DB-nLDMOS Based on Substrate Termination Technology
    Qiao, Ming
    Yu, Liangliang
    Dai, Gang
    Ye, Ke
    Wang, Yuru
    Li, Zhaoji
    Zhang, Bo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (12) : 4121 - 4127
  • [8] Determination of manufacturing resurf process window for a robust 700V double resurf LDMOS transistor
    Hossain, Zia
    ISPSD 08: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2008, : 133 - 136
  • [9] Terminal-optimized 700-V LDMOS with improved breakdown voltage and ESD robustness*
    Xu, Jie
    He, Nai-Long
    Liang, Hai-Lian
    Zhang, Sen
    Jiang, Yu-De
    Gu, Xiao-Feng
    CHINESE PHYSICS B, 2021, 30 (06)
  • [10] Terminal-optimized 700-V LDMOS with improved breakdown voltage and ESD robustness
    许杰
    何乃龙
    梁海莲
    张森
    姜玉德
    顾晓峰
    Chinese Physics B, 2021, (06) : 576 - 580