A low-voltage CMOS OTA with rail-to-rail differential input range

被引:12
|
作者
Li, MF [1 ]
Dasgupta, U [1 ]
Zhang, XW [1 ]
Lim, YC [1 ]
机构
[1] Natl Univ Singapore, Dept Elect Engn, Singapore 119260, Singapore
关键词
D O I
10.1109/81.817382
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a novel circuit design technique for a low-voltage CMOS operational transconductance amplifier (OTA) where the output current versus the input voltage relationship is linear for differential input voltage range extended from rail to rail. The input transconducting CMOS transistors operate in the nonsaturation region. A pair of complementary n-type input OTAN and p-type OTAP circuits in conjunction with n-MOS and p-MOS output current mirrors are connected in parallel to implement the rail-to-rail voltage input and push-pull current output. The transconductances gmn and g(mp) of the OTAN and the OTAP are tuned by biasing voltages VDSN and VDSP, respectively. A masterbias generator (with VDSP as input) is used to generate VDSN as output so as to satisfy g(mn) = g(mp) The circuit is capable of operating at supply voltage larger than two times the MOS transistor threshold voltage VT When the supply voltage is 2 V and the MOS transistor threshold voltage is 0.7 V, using SPICE level 3-2 mu m CMOS technology device parameters, the simulation result of the output current deviation from perfect linearity is less than 0.3% for rail-to-rail differential input voltage range.
引用
收藏
页码:1 / 8
页数:8
相关论文
共 50 条
  • [31] Low-Voltage CMOS Switch for High-Speed Rail-To-Rail Sampling
    Sahar Sarafi
    Abu Khari Bin Aain
    Javad Abbaszadeh
    [J]. Circuits, Systems, and Signal Processing, 2016, 35 : 771 - 790
  • [32] Low-voltage, rail-to-rail, Gm-enhanced pseudo-differential class-AB OTA
    Thanachayanont, A
    Chaloenlarp, W
    [J]. 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 53 - 56
  • [33] Low-Voltage CMOS Switch for High-Speed Rail-To-Rail Sampling
    Sarafi, Sahar
    Bin Aain, Abu Khari
    Abbaszadeh, Javad
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2016, 35 (03) : 771 - 790
  • [34] Low-voltage, low-distortion and rail-to-rail CMOS sample and hold circuit
    Tanno, K
    Sato, K
    Tanaka, H
    Ishizuka, O
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (10) : 2696 - 2698
  • [35] Low power/low voltage high speed CMOS differential track and latch comparator with rail-to-rail input
    Fayomi, CJB
    Roberts, GW
    Sawan, M
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 653 - 656
  • [36] LOW-VOLTAGE OPERATIONAL-AMPLIFIER WITH RAIL-TO-RAIL INPUT AND OUTPUT RANGES
    HUIJSING, JH
    LINEBARGER, D
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (06) : 1144 - 1150
  • [37] Low Voltage Differential Input Stage With Improved CMRR and True Rail-to-Rail Common Mode Input Range
    Ramirez-Angulo, Jaime
    Balasubramanian, Sandhana
    Lopez-Martin, Antonio J.
    Carvajal, Ramon G.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (12) : 1229 - 1233
  • [38] CMOS LOW-VOLTAGE OPERATIONAL-AMPLIFIERS WITH CONSTANT-G(M) RAIL-TO-RAIL INPUT STAGE
    HOGERVORST, R
    WIEGERINK, RJ
    DEJONG, PAL
    FONDERIE, J
    WASSENAAR, RF
    HUIJSING, JH
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1994, 5 (02) : 135 - 146
  • [39] Low-voltage rail-to-rail switched buffer topologies
    Ferri, G
    Baschirotto, A
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2001, 29 (04) : 413 - 422
  • [40] Low-voltage rail-to-rail tunable FGMOS transconductor
    Navarro, I
    López-Martín, AJ
    Carlosena, A
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 36 (03) : 250 - 254