Vertically Stacked Silicon Nanowire Photodetectors for Spectral Reconstruction

被引：0
|
作者：
Meng, Jiajun [1 ]
Cadusch, Jasper J. [1 ]
Crozier, Kenneth B. [1 ,2 ]
机构：
[1] Univ Melbourne, Dept Elect & Elect Engn, Melbourne, Vic 3010, Australia
[2] Univ Melbourne, Sch Phys, Melbourne, Vic 3010, Australia
来源：
2019 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO) | 2019年
基金：
澳大利亚研究理事会;
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We experimentally demonstrate the use of vertically stacked silicon nanowire photodetectors for computational spectral reconstruction at visible wavelengths. The method is based on the photodetectors having tailored responsivity spectra, achieved by standard nanofabrication processes. (c) 2019 The Author(s)
引用
收藏
页数：2
相关论文
共 50 条
  • [1] Vertical Silicon Nanowire Photodetectors: Spectral Sensitivity via Nanowire Radius
    Park, Hyunsung
    Dan, Yaping
    Seo, Kwanyong
    Yu, Young J.
    Duane, Peter K.
    Wober, Munib
    Crozier, Kenneth B.
    [J]. 2013 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2013,
  • [2] Vertically-stacked Silicon Nanowire Transistors with Controllable Polarity: a Robustness Study
    Gaillardon, Pierre-Emmanuel
    Ghasemzadeh, Hassan
    De Micheli, Giovanni
    [J]. 2013 14TH IEEE LATIN-AMERICAN TEST WORKSHOP (LATW2013), 2013,
  • [3] Scalable silicon nanowire photodetectors
    Servati, P.
    Colli, A.
    Hofmann, S.
    Fu, Y. Q.
    Beecher, P.
    Durrani, Z. A. K.
    Ferrari, A. C.
    Flewitt, A. J.
    Robertson, J.
    Milne, W. I.
    [J]. PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2007, 38 (1-2): : 64 - 66
  • [4] Color sensors with three vertically stacked organic photodetectors
    Seo, Hokuto
    Aihara, Satoshi
    Watabe, Toshihisa
    Ohtake, Hiroshi
    Kubota, Misao
    Egami, Norifumi
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2007, 46 (45-49): : L1240 - L1242
  • [5] Characteristics of vertically stacked graphene-layer infrared photodetectors
    Ryzhii, M.
    Otsuji, T.
    Karasik, V. E.
    Leiman, V
    Shur, M. S.
    Ryzhii, V
    Mitin, V
    [J]. SOLID-STATE ELECTRONICS, 2019, 155 : 123 - 128
  • [6] Vertically Stacked Silicon Nanowire Transistors Fabricated by Inductive Plasma Etching and Stress-Limited Oxidation
    Ng, Ricky M. Y.
    Wang, Tao
    Liu, Feng
    Zuo, Xuan
    He, Jin
    Chan, Mansun
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (05) : 520 - 522
  • [7] A Novel Top-Down Fabrication Process for Vertically-Stacked Silicon-Nanowire Array
    Kim, Kangil
    Lee, Jae Keun
    Han, Seung Ju
    Lee, Sangmin
    [J]. APPLIED SCIENCES-BASEL, 2020, 10 (03):
  • [8] Temperature Influence on the Electrical Properties of Vertically Stacked Nanowire MOSFETs
    Rodrigues, Jaime C.
    Mariniello, Genaro
    Casse, Mikael
    Barraud, Sylvain
    Vinet, Maud
    Faynot, Olivier
    Pavanello, Marcelo A.
    [J]. 35TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO2021), 2021,
  • [9] Vertically stacked SiGe nanowire array channel CMOS transistors
    Fang, W. W.
    Singh, N.
    Bera, L. K.
    Nguyen, H. S.
    Rustagi, S. C.
    Lo, G. Q.
    Balasubramanian, N.
    Kwong, D. -L.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2007, 28 (03) : 211 - 213
  • [10] Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs
    De Marchi, M.
    Sacchetto, D.
    Frache, S.
    Zhang, J.
    Gaillardon, P. -E.
    Leblebici, Y.
    De Micheli, G.
    [J]. 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
12345