Physical models for smart-power devices

被引:1
|
作者
Rudan, M. [1 ]
Reggiani, S. [1 ]
Gnani, E. [1 ]
Baccarani, G. [1 ]
Corvasce, C. [2 ]
Ciappa, M. [2 ]
Stecher, M. [3 ]
Pogany, D. [4 ]
Gornik, E. [4 ]
机构
[1] Univ Bologna, ARCES, Bologna, Italy
[2] ETH Zentrum, IIS, Zurich, Switzerland
[3] Infineon Technol AG, Munich, Germany
[4] Vienna Univ Technol, ISSE, Vienna, Austria
关键词
electrostatic-discharge (EDS) events; high-temperature device characterization; impact-ionization; Hall-voltage measurements;
D O I
10.1109/MIXDES.2006.1706531
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A careful prediction of the carrier mobility and impact-ionization generation is essential for the design of devices working in high-current/voltage conditions, where self-heating is relevant. Recently, some of the Authors presented new physically-based models for both mobility and impact ionization, which have been validated up to very high operating temperatures. Such work is based on theoretical analyses, that confimed both the numerical and experimental findings about the field and temperature dependencies. The availability of such models provides the background for the realization of predictive simulation tools for power and electrostatic-discharge protection devices.
引用
收藏
页码:28 / +
页数:2
相关论文
共 50 条
  • [21] Physical design to improve the noise immunity of digital circuits in a mixed-signal smart-power system
    Secareanu, RM
    Warner, S
    Seabridge, S
    Burke, C
    Watrobski, TE
    Morton, C
    Staub, W
    Tellier, T
    Friedman, EG
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 277 - 280
  • [22] HBM and TLP ESD robustness in smart-power protection structures
    Santirosi, S
    Meneghesso, G
    Novarini, E
    Contiero, C
    Zanoni, E
    MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 839 - 844
  • [23] SMART-POWER TECHNOLOGY USHERS IN ERA OF LOGIC AND POWER ON A SINGLE CHIP.
    Bindra, Ashok K.
    Electronics, 1984, 57 (11): : 87 - 94
  • [24] Rapid thermal modeling for smart-power and integrated multichip power circuit design.
    Dupuy, P
    Dorkel, JM
    Tounsi, P
    Borucki, L
    ISPSD '96 - 8TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, PROCEEDINGS, 1996, : 173 - 176
  • [25] A Circuit-Level Substrate Current Model for Smart-Power ICs
    Lo Conte, Fabrizio
    Sallese, Jean-Michel
    Pastre, Marc
    Krummenacher, Francois
    Kayal, Maher
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (09) : 2433 - 2439
  • [26] A Circuit-Level Substrate Current Model for Smart-Power ICs
    Lo Conte, Fabrizio
    Sallese, Jean-Michel
    Pastre, Marc
    Krummenacher, Francois
    Kayal, Maher
    2009 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, VOLS 1-6, 2009, : 3657 - 3662
  • [27] Large tilt-angle implantation enables smart-power ICs
    Small, CH
    SOLID STATE TECHNOLOGY, 1997, 40 (07) : 64 - &
  • [28] Digital control of single-phase power factor preregulators suitable for smart-power integration
    Mattavelli, P
    Stefanutti, W
    Spiazzi, G
    Tenti, P
    PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, : 3195 - 3201
  • [29] SMART-POWER ICS GET BOOST FROM NEW BIPOLAR/MOS TECHNOLOGIES
    MARTIN, SL
    COMPUTER DESIGN, 1988, 27 (09): : 50 - &
  • [30] A Fully Programmable eFPGA-Augmented SoC for Smart-Power Applications
    Renzini, F.
    Rossi, D.
    Scarselli, E. Franchi
    Mucci, C.
    Canegallo, R.
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 241 - 244