A Novel Three Phase 7-Level Asymmetrical Multilevel Inverter with Reduced Number of Power Electronic Switches

被引:0
|
作者
Kamaldeep [1 ]
Kumar, Jagadish [1 ]
机构
[1] PEC Univ Technol, Elect Engn Dept, Chandigarh, India
关键词
Bidirectional switch; Asymmetric multilevel; inverters; fundamental switching; total harmonic distortion (THD); topology; DC VOLTAGE SOURCES; CONVERTERS; SERIES;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the modern set up of generation, transmission, distribution and electric power utilization, dc to ac power conversion is a very important technology and multilevel inverter are the best choice for this converion as it has many advantages over two level inverter. In this paper, a new asymmetrical multilevel inverter topology for 7-level inverter is proposed which requires less number of switches, driver circuits and dc voltage sources as compared to other asymmetrical topologies and conventional multilevel inverter topologies. In the proposed topology, six power electronic switches and two dc voltage sources are required for generating 7-level in single phase output voltage.Performance of the proposed topology to generate positive, zero and negative level have been evaluated in terms of Total Harmonic Distortion (THD) in the output voltage using simulation in MATLAB environment. To validate the performance of proposed topology various waveforms and simulation results are presented in the paper. Fundamental switching control technique is used to operate the various switches.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] A New 7-Level Asymmetrical Multilevel Inverter with Reduced Number of Sources and Switching Components
    Kamaldeep
    Kumar, Jagdish
    [J]. 2016 7TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE), 2016,
  • [2] A Novel Cascaded Asymmetrical Multilevel Inverter With Reduced Number of Switches
    Boora, Kamaldeep
    Kumar, Jagdish
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2019, 55 (06) : 7389 - 7399
  • [3] A 7-Level Switched Capacitor Multilevel Inverter With Reduced Switches and Voltage Stresses
    Roy, Tapas
    Tesfay, Musie Welday
    Nayak, Byamakesh
    Panigrahi, Chinmoy Kumar
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (12) : 3587 - 3591
  • [4] Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches
    Ahmed, Rokan Ali
    Mekhilef, Saad
    Ping, Hew Wooi
    [J]. INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2012, 7 (04): : 4761 - 4767
  • [5] Single-phase 7-level inverter for reducing number of switches
    Sato, Kosuke
    Haga, Hitoshi
    Kondo, Seiji
    [J]. 2015 IEEE INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE (INTELEC), 2015,
  • [6] Novel Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches for Photovoltaic Applications
    Mudadla, Dhananjaya
    Sandeep, N.
    Rao, G. Rama
    [J]. 2015 INTERNATIONAL CONFERENCE ON COMPUTATION OF POWER, ENERGY, INFORMATION AND COMMUNICATION (ICCPEIC), 2015, : 123 - 128
  • [7] General topology for asymmetrical multilevel inverter with reduced number of switches
    Boora, Kamaldeep
    Kumar, Jagdish
    [J]. IET POWER ELECTRONICS, 2017, 10 (15) : 2034 - 2041
  • [8] Modular three phase asymmetrical cascaded multilevel inverter with lower number of switches
    Thakre, Kishor
    Soni, Shashikant
    Kommukuri, Vinayasagar
    Chaterjee, Aditi
    [J]. INTERNATIONAL JOURNAL OF MODELLING AND SIMULATION, 2023,
  • [9] Single Phase Symmetrical and Asymmetrical Design of Multilevel Inverter Topology with Reduced Number of Switches
    Siddique, Marif Daula
    Mustafa, Asif
    Sarwar, Adil
    Mekhilef, Saad
    Shah, Noraisyah Binti Mohamed
    Seyedamahmousian, Mehdi
    Stojcevski, Alex
    Horan, Ben
    Ogura, Koki
    [J]. 2018 IEEMA ENGINEER INFINITE CONFERENCE (ETECHNXT), 2018,
  • [10] A Single Phase 7-Level Cascade Inverter Topology with Reduced Number of Switches on Resistive Load by Using PWM
    Hamzah, H. H.
    Ponniran, A.
    Kasiran, A. N.
    Harimon, M. A.
    Gendum, D. A.
    Yatim, M. H.
    [J]. INTERNATIONAL SEMINAR ON MATHEMATICS AND PHYSICS IN SCIENCES AND TECHNOLOGY 2017 (ISMAP 2017), 2018, 995