Fault tuples in diagnosis of deep-submicron circuits

被引:36
|
作者
Blanton, RD [1 ]
Chen, JT [1 ]
Desineni, R [1 ]
Dwarakanath, KN [1 ]
Maly, W [1 ]
Vogels, TJ [1 ]
机构
[1] Carnegie Mellon Univ, Ctr Silicon Syst Implementat, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
关键词
failure analysis; diagnosis; fault model and characterization;
D O I
10.1109/TEST.2002.1041765
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Diagnosis of malfunctioning deep-submicron (DSM) ICs is becoming more difficult due to the increasing sophistication of the manufacturing process and the structural complexity of the IC itself. At the same time, key diagnostic tasks that include defect localization are still solved using primitive models of the ICs defects. This paper explores the use of 'fault tuples" in diagnosis. Fault tuples can accurately mimic the complex misbehavior of DSM ICs at the logic level, enabling practical diagnosis of large circuits. Initial assessment of the use of fault tuples in diagnosis is performed based on a case study involving one specific category of polysilicon spot defects. Obtained results indicate that fault tuples may enhance diagnosis significantly.
引用
收藏
页码:233 / 241
页数:9
相关论文
共 50 条
  • [31] Single-event-induced barrier lowering in deep-submicron MOS devices and circuits
    Jain, P
    Vasi, J
    Lal, R
    IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 287 - 290
  • [32] Worst-case total dose radiation effect in deep-submicron SRAM circuits
    丁李利
    姚志斌
    郭红霞
    陈伟
    范如玉
    Journal of Semiconductors, 2012, 33 (07) : 121 - 125
  • [33] Worst-case total dose radiation effect in deep-submicron SRAM circuits
    Ding Lili
    Yao Zhibin
    Guo Hongxia
    Chen Wei
    Fan Ruyu
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (07)
  • [34] Get free deep-submicron libraries
    Lipman, J
    EDN, 1999, 44 (04) : 20 - 20
  • [35] Deep-submicron microprocessor design issues
    Flynn, MJ
    Hung, P
    Rudd, KW
    IEEE MICRO, 1999, 19 (04) : 11 - 22
  • [36] Scaling Transistors into the Deep-Submicron Regime
    Paul A. Packan
    MRS Bulletin, 2000, 25 : 18 - 21
  • [37] SOLVING PROBLEMS IN DEEP-SUBMICRON DESIGN
    KEATING, M
    ALLENBAUGH, D
    ELECTRONIC DESIGN, 1994, 42 (13) : 203 - 203
  • [38] OPTIMIZING THE LAYOUT OF DEEP-SUBMICRON DESIGNS
    DESAI, E
    COMPUTER DESIGN, 1995, 34 (06): : 98 - 101
  • [39] Deep-submicron placement minimizing crosstalk
    Cho, JD
    Cho, JY
    VLSI DESIGN, 2001, 12 (01) : 1 - 12
  • [40] Rethinking deep-submicron circuit design
    Synopsys Inc.
    不详
    不详
    不详
    不详
    不详
    Computer, 11 (25-33):