OPTIMIZING THE LAYOUT OF DEEP-SUBMICRON DESIGNS

被引：0

|

作者：

DESAI, E ^{[1
]}

机构：

[1] ARCSYS,SUNNYVALE,CA

来源：

COMPUTER DESIGN | 1995年 / 34卷 / 06期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：98 / 101

页数：4

相关论文

共 50 条

[1] CONVERGENT LAYOUT OPTIMIZATION FOR DEEP-SUBMICRON DESIGNS
STEPTOE, K
ELECTRONIC ENGINEERING, 1995, 67 (821): : S41 - &
[2] Characterizing substrate coupling in deep-submicron designs
Silveira, LM
Vargas, N
IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (02): : 4 - 15
[3] USING FORMAL VERIFICATION FOR DEEP-SUBMICRON DESIGNS
BERTHET, C
COMPUTER DESIGN, 1995, 34 (10): : 90 - 90
[4] Deep-submicron process supports "real" SOC designs
Lipman, J
EDN, 1999, 44 (04) : 18 - 18
[5] Revolutionizing manufacturing processes in very deep-submicron designs
Magarshack, P
IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (03): : 181 - 181
[6] DEEP-SUBMICRON DESIGNS WILL NOT CONVERGE WITHOUT IC FLOORPLANNING
KOMPOLT, S
ELECTRONIC DESIGN, 1995, 43 (07) : 59 - 60
[7] IN DEEP WITH DEEP-SUBMICRON
LEIBSON, SH
EDN, 1995, 40 (18) : 11 - 11
[8] POWER ISLANDS CUT POWER AND COSTS IN DEEP-SUBMICRON DESIGNS
Rosicky, Martin
Barry, Mark
EDN, 2010, 55 (21) : 21 - 25
[9] An integrated environment for technology closure of deep-submicron IC designs
Trevillyan, L
Kung, D
Puri, R
Reddy, LN
Kazda, MA
IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (01): : 14 - 22
[10] VERILOG HDL SIMULATOR TARGETS DEEP-SUBMICRON ASIC DESIGNS
TUCK, B
COMPUTER DESIGN, 1994, 33 (07): : A35 - A35

← 1 2 3 4 5 →