High-speed network security - Architectures, algorithms, and implementations

被引：0
|
作者：
Chao, H. Jonathan
Lau, Wing Cheong
Liu, Bin
Reiher, Peter
Talpade, Rajesh R.
Towlsey, D.
机构：
[1] Polytech Univ, Dept Elect & Comp Engn, Brooklyn, NY 11201 USA
[2] Chinese Univ Hong Kong, Dept Informat Engn, Shatin, Hong Kong, Peoples R China
[3] Tsing Hua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
[4] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA
[5] Telcordia Technol Inc, Piscataway, NJ 08854 USA
来源：
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS | 2006年 / 24卷 / 10期
关键词：
D O I：
10.1109/JSAC.2006.877129
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1777 / 1780
页数：4
相关论文
共 50 条
  • [41] High-speed hardware implementations of Elliptic Curve Cryptography: A survey
    de Dormale, Guerric Meurice
    Quisquater, Jean-Jacques
    JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (2-3) : 72 - 84
  • [42] Train network control algorithms of high-speed EMU based on OPNET simulation
    Wang, Lei
    Wang, Weixiao
    Liu, Ping
    JOURNAL OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING, 2019, 19 (S1) : S77 - S83
  • [43] High-speed CORDIC implementations using advanced circuit techniques
    Jung, GN
    Kim, S
    Sobelman, GE
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 1237 - 1240
  • [44] High-speed optical binary data pattern recognition for network security applications
    Xuelin Yang
    Cen Wu
    Weisheng Hu
    Frontiers of Optoelectronics, 2012, 5 (3) : 271 - 278
  • [45] A Review on Recent NDN FIB Implementations for High-Speed Switches
    Rosa, Eduardo Castilho
    Silva, Flavio de Oliveira
    ADVANCED INFORMATION NETWORKING AND APPLICATIONS, AINA-2022, VOL 3, 2022, 451 : 288 - 300
  • [46] High-speed optical binary data pattern recognition for network security applications
    Yang, Xuelin
    Wu, Cen
    Hu, Weisheng
    FRONTIERS OF OPTOELECTRONICS, 2012, 5 (03) : 271 - 278
  • [47] High-speed optical binary data pattern recognition for network security applications
    Xuelin YANG
    Cen WU
    Weisheng HU
    Frontiers of Optoelectronics, 2012, 5 (03) : 271 - 278
  • [48] High-speed FPGA-based Implementations of a Genetic Algorithm
    Vavouras, Michalis
    Papadimitriou, Kyprianos
    Papaefstathiou, Ioannis
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 9 - 16
  • [49] High-performance parallel implementations of flow accumulation algorithms for multicore architectures
    Kotyra, Bartlomiej
    Chabudzinski, Lukasz
    Stpiczynski, Przemyslaw
    COMPUTERS & GEOSCIENCES, 2021, 151
  • [50] High-speed architectures for parallel long BCH encoders
    Zhang, XM
    Parhi, KK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (07) : 872 - 877
12345