Quasi-damascene metal gate/high-k CMOS using oxygenation through gate electrodes

被引:7
|
作者
Choi, Changhwan [1 ]
Ando, Takashi [1 ]
Cartier, Eduard [1 ]
Frank, Martin M. [1 ]
Iijima, Ryosuke [2 ]
Narayanan, Vijay [1 ]
机构
[1] IBM Corp, Div Res, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] Albany Nanotech, Toshiba Amer Elect Components, Albany, NY 12203 USA
关键词
High-k gate dielectric; Replacement gate process; Oxygenation;
D O I
10.1016/j.mee.2009.03.057
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a novel metal gate/high-k complementary metal-oxide-semi conductor (CMOS) integration scheme with symmetric and low threshold voltage (V-th) for both n-channel (nMOSFET) and p-channel (pMOSFET) metal-oxide-semi conductor field-effect transistors. The workfunction of pMOSFET is modulated by oxygen in-diffusion ('oxygenation') through the titanium nitride metal gate without equivalent oxide thickness (EOT) degradation. A significant Vth improvement by 420 mV and an aggressively scaled capacitance equivalent thickness under channel inversion (T-inv) of 1.3 nm is achieved for the pFET by using a replacement process in conjunction with optimized oxygenation process. Immunity of nMOSFET against oxygenation process is demonstrated. (C) 2009 Elsevier B.V. All rights reserved.
引用
收藏
页码:1737 / 1739
页数:3
相关论文
共 50 条
  • [1] Compatibility of dual metal gate electrodes with high-K dielectrics for CMOS
    Lee, J
    Suh, YS
    Lazar, H
    Jha, R
    Gurganus, J
    Lin, YX
    Misra, V
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 323 - 326
  • [2] 75nm damascene metal gate and High-k integration for advanced CMOS devices
    Guillaumot, B
    Garros, X
    Lime, F
    Oshima, K
    Tavel, B
    Chroboczek, JA
    Masson, P
    Truche, R
    Papon, AM
    Martin, F
    Damlencourt, JF
    Maitrejean, S
    Rivoire, M
    Leroux, C
    Cristoloveanu, S
    Ghibaudo, G
    Autran, JL
    Skotnicki, T
    Deleonibus, S
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 355 - 358
  • [3] Damascene metal gate MOSFETs with Co silicided source/drain and high-k gate dielectrics
    Matsuo, K
    Saito, T
    Yagishita, A
    Iinuma, T
    Murakoshi, A
    Nakajima, K
    Omoto, S
    Suguro, K
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 70 - 71
  • [4] Challenges in Atomic-Scale Characterization of High-k Dielectrics and Metal Gate Electrodes for Advanced CMOS Gate Stacks
    Zhu, Xinhua
    Zhu, Jian-min
    Li, Aidong
    Liu, Zhiguo
    Ming, Naiben
    JOURNAL OF MATERIALS SCIENCE & TECHNOLOGY, 2009, 25 (03) : 289 - 313
  • [6] Gate-first high-k/metal gate stack for advanced CMOS technology
    Nara, Y.
    Mise, N.
    Kadoshima, M.
    Morooka, T.
    Kamiyama, S.
    Matsuki, T.
    Sato, M.
    Ono, T.
    Aoyama, T.
    Eimori, T.
    Ohji, Y.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1241 - 1243
  • [7] Integration of high-k/metal gate stacks for CMOS application
    Chen, D. Y.
    Lin, C. T.
    Hsu, Y. R.
    Chang, C. H.
    Wang, H. Y.
    Chiu, Y. S.
    Yu, C. H.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 148 - 149
  • [8] Strain Technology under Metal/High-k Damascene-Gate Stacks
    Wakabayashi, Hitoshi
    SIGE, GE, AND RELATED COMPOUNDS 3: MATERIALS, PROCESSING, AND DEVICES, 2008, 16 (10): : 101 - 115
  • [9] Thermally unstable ruthenium oxide gate electrodes in Metal/High-k gate stacks
    Kadoshima, Masaru
    Aminaka, Toshio
    Kurosawa, Etsuo
    Aoyama, Takayuki
    Nara, Yasuo
    Ohji, Yuzuru
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2108 - 2111
  • [10] Schottky s/d MOSFETs with high-K gate dielectrics and metal gate electrodes
    Zhu, SY
    Chen, JD
    Hu, HY
    Whang, SJ
    Chen, JH
    Shen, C
    Li, MF
    Lee, SJ
    Zhu, CX
    Chan, DSH
    Du, AY
    Tung, CH
    Singh, J
    Chin, A
    Kwong, DL
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 53 - 56