Combined MOS-IGBT-SCR Structure for a Compact High-Robustness ESD Power Clamp in Smart Power SOI Technology

被引:12
|
作者
Arbess, Houssam [1 ,2 ]
Bafleur, Marise [1 ,2 ]
Tremouilles, David [1 ,2 ]
Zerarka, Moustafa [1 ,2 ]
机构
[1] CNRS, LAAS, F-31400 Toulouse, France
[2] Univ Toulouse, F-31400 Toulouse, France
关键词
ESD protection; latch-up; power clamp; SCR; SOI technology;
D O I
10.1109/TDMR.2013.2281726
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Smart power technologies are required to withstand high-electrostatic-discharge (ESD) robustness under both powered and unpowered conditions, particularly for automotive and aeronautic applications among many others. They are concurrently confronted to the challenges of high-temperature operation in order to reduce heat-sink-related costs. In this context, very compact high-robustness ESD protections with low sensitivity to temperature are required. To fulfill this need, we studied a new ESD protection structure that combines in the same component MOS, IGBT, and thyristor effects. This is achieved by inserting in the same LDMOS device P+ diffusions in the drain. We studied the impact of N+/P+ ratios on RON and holding current at high temperatures. Structure optimization has been realized with 3-D TCAD simulation and experimentally validated. The proposed structures provide high ESD robustness with small footprint and reduced temperature sensitivity compared with classical solutions. Original design solutions to improve their immunity to latchup are also presented.
引用
收藏
页码:432 / 440
页数:9
相关论文
共 34 条
  • [1] Optimization of a MOS-IGBT-SCR ESD protection component in smart power SOI technology
    Arbess, H.
    Bafleur, M.
    Tremouffles, D.
    Zerarka, M.
    [J]. MICROELECTRONICS RELIABILITY, 2015, 55 (9-10) : 1476 - 1480
  • [2] MOS-IGBT power devices for high-temperature operation in smart power SOI technology
    Arbess, H.
    Bafleur, M.
    [J]. MICROELECTRONICS RELIABILITY, 2011, 51 (9-11) : 1980 - 1984
  • [3] High Flexibility SCR Clamp for ESD Protection in BCD Power Technology
    Chang, Yi-Feng
    Tsai, Tsung-Che
    Lin, Wan-Yen
    Hsu, Chia-Wei
    Lee, Jam-Wem
    Cheng, Shui-Ming
    Song, Ming-Hsiang
    [J]. 2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,
  • [4] A Novel SOI IGBT for Power-Rail ESD Clamp Circuit
    Zhu, Jing
    Qian, Qinsong
    Sun, Weifeng
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 103 - 106
  • [5] Novel ESD protection structure with embedded SCR LDMOS for smart power technology
    Lee, JH
    Shih, JR
    Tang, CS
    Liu, KC
    Wu, YH
    Shiue, RY
    Ong, TC
    Peng, YK
    Yue, JT
    [J]. 40TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2002, : 156 - 161
  • [6] Enhanced ESD power clamp for antenna switch controller with SOI CMOS technology
    Yu, Kai
    Li, Sizhen
    Zhang, Zhihao
    Zhang, Gary
    Tong, Qiaoling
    Zou, Xuecheng
    [J]. ELECTRONICS LETTERS, 2015, 51 (11) : 871 - 872
  • [7] High robustness PNP-based structure for the ESD protection of high voltage I/Os in an advanced smart power technology
    Renaud, P.
    Gendron, A.
    Bafleur, M.
    Nolhier, N.
    [J]. PROCEEDINGS OF THE 2007 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2007, : 226 - +
  • [8] A Novel SCR Structure Integrated with Power Clamp for ESD Protection at I/O Pad
    Fan, Hang
    Jiang, Lingli
    Zhang, Bo
    [J]. 2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1223 - 1225
  • [9] The Mirrored Lateral SCR (MILSCR) as an ESD protection structure for smart power applications
    Delage, C
    Nolhier, N
    Bafleur, M
    Dorkel, JM
    Hamid, J
    Givelin, P
    Lin-Kwang, J
    [J]. PROCEEDINGS OF THE 1998 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1998, : 191 - 194
  • [10] ESD protection design for I/O cells with embedded SCR structure as power-rail ESD clamp device in nanoscale CMOS technology
    Ker, MD
    Lin, KH
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2329 - 2338