Combined MOS-IGBT-SCR Structure for a Compact High-Robustness ESD Power Clamp in Smart Power SOI Technology

被引:12
|
作者
Arbess, Houssam [1 ,2 ]
Bafleur, Marise [1 ,2 ]
Tremouilles, David [1 ,2 ]
Zerarka, Moustafa [1 ,2 ]
机构
[1] CNRS, LAAS, F-31400 Toulouse, France
[2] Univ Toulouse, F-31400 Toulouse, France
关键词
ESD protection; latch-up; power clamp; SCR; SOI technology;
D O I
10.1109/TDMR.2013.2281726
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Smart power technologies are required to withstand high-electrostatic-discharge (ESD) robustness under both powered and unpowered conditions, particularly for automotive and aeronautic applications among many others. They are concurrently confronted to the challenges of high-temperature operation in order to reduce heat-sink-related costs. In this context, very compact high-robustness ESD protections with low sensitivity to temperature are required. To fulfill this need, we studied a new ESD protection structure that combines in the same component MOS, IGBT, and thyristor effects. This is achieved by inserting in the same LDMOS device P+ diffusions in the drain. We studied the impact of N+/P+ ratios on RON and holding current at high temperatures. Structure optimization has been realized with 3-D TCAD simulation and experimentally validated. The proposed structures provide high ESD robustness with small footprint and reduced temperature sensitivity compared with classical solutions. Original design solutions to improve their immunity to latchup are also presented.
引用
收藏
页码:432 / 440
页数:9
相关论文
共 34 条
  • [21] Characterization and Modeling of High Voltage MOS Robustness During Recirculation in Smart Power technologies
    Basso, Michele
    Sambi, Marco
    Marcovati, Andrea
    [J]. IEEE 53RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, ESSDERC 2023, 2023, : 156 - 159
  • [22] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    潘红伟
    刘斯扬
    孙伟锋
    [J]. Journal of Semiconductors, 2013, (01) : 53 - 57
  • [23] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    Pan Hongwei
    Liu Siyang
    Sun Weifeng
    [J]. JOURNAL OF SEMICONDUCTORS, 2013, 34 (01)
  • [24] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    潘红伟
    刘斯扬
    孙伟锋
    [J]. Journal of Semiconductors, 2013, 34 (01) - 57
  • [25] High-Performance Bi-directional SCR Developed on a 0.13um SOI-based Smart Power Technology for Automotive Applications
    Zhan, Carol Rouying
    Besse, Patrice
    Laine, Jean-Philippe
    Salles, Alain
    [J]. 2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2017,
  • [26] Transient Voltage Overshoots of High Voltage ESD Protections Based on Bipolar Transistors in Smart Power Technology
    Delmas, A.
    Gendron, A.
    Bafleur, M.
    Nolhier, N.
    Gill, C.
    [J]. 2010 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2010, : 253 - 256
  • [27] Novel 190V LIGBT-based ESD protection for 0.35μm Smart Power technology realized on SOI substrate
    Gevinti, Eleonora
    Cerati, Lorenzo
    Sambi, Marco
    Dissegna, Mariano
    Cecchetto, Luca
    Andreini, Antonio
    Tazzoli, Augusto
    Meneghesso, Gaudenzio
    [J]. ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008, 2008, : 211 - +
  • [28] Analysis and compact modeling of a vertical grounded-base NPN bipolar transistor used as an ESD protection in a smart power technology
    Bertrand, G
    Delage, C
    Bafleur, M
    Nolhier, N
    Dorkel, JM
    Nguyen, Q
    Mauran, N
    Perdu, P
    [J]. PROCEEDINGS OF THE 2000 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2000, : 28 - 31
  • [29] Power-Rail ESD Clamp Circuit With Ultralow Standby Leakage Current and High Area Efficiency in Nanometer CMOS Technology
    Yeh, Chih-Ting
    Ker, Ming-Dou
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) : 2626 - 2634
  • [30] Analysis and compact modeling of a vertical grounded-base n-p-n bipolar transistor used as ESD protection in a smart power technology
    Bertrand, G
    Delage, C
    Bafleur, M
    Nolhier, N
    Dorkel, JM
    Nguyen, Q
    Mauran, N
    Trémouilles, D
    Perdu, P
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (09) : 1373 - 1381