Area-Efficient Nonvolatile Flip-Flop Based on Spin Hall Effect

被引:17
|
作者
Jaiswal, Akhilesh [1 ]
Andrawis, Robert [1 ]
Roy, Kaushik [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47906 USA
基金
美国国家科学基金会;
关键词
Spintronic memory and logic; nonvolatile flip-flop; nonvolatile memory; spin Hall effect; magnetic tunnel junctions; MAGNETIC TUNNEL-JUNCTION; MEMORIES; DESIGN;
D O I
10.1109/LMAG.2018.2829676
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Systems that rely on energy harvested from ambient sources are gaining increased attention due to their possible usage in low-power applications. Owing to the unreliable nature of such ambient energy sources, these systems suffer from supply voltage degradation and power interruptions. Therefore, the computational scheme for such energy-harvesting systems is divided into small incremental steps along with nonvolatile memory elements that conserve the data between subsequent power interruptions. Toward that end, we propose a new nonvolatile flip-flop (NVFF) that exhibits better energy efficiency and denser area compared to previous designs. The NVFF utilizes a single spin Hall effect-based magnetic tunnel junction (SHE-MTJ) because of its favorable device characteristics, like high spin injection efficiency and decoupled read-write paths. We also propose a new restore mechanism, wherein a CMOS inverter is used as a gain element to attain reliable restore operation with single SHE-MTJ per NVFF. A detailed device-circuit simulation, including variational analysis, proves the reliability of the proposed NVFF.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Energy- and Area-Efficient Spin-Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture
    Ali, Karim
    Li, Fei
    Lua, Sunny Y. H.
    Heng, Chun-Huat
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (04) : 630 - 638
  • [2] Area-Efficient Temporally Hardened by Design Flip-Flop Circuits
    Matush, Bradley I.
    Mozdzen, Thomas John
    Clark, Lawrence T.
    Knudsen, Jonathan E.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (06) : 3588 - 3595
  • [3] SHE-NVFF: Spin Hall Effect-Based Nonvolatile Flip-Flop for Power Gating Architecture
    Kwon, Kon-Woo
    Choday, Sri Harsha
    Kim, Yusung
    Fong, Xuanyao
    Park, Sang Phill
    Roy, Kaushik
    [J]. IEEE ELECTRON DEVICE LETTERS, 2014, 35 (04) : 488 - 490
  • [4] Area-Efficient STT/CMOS Non-Volatile Flip-Flop
    Park, Jaeyoung
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
  • [5] Spin-Orbit Torque Nonvolatile Flip-Flop Designs
    Deng, Erya
    Kang, Wang
    Zhao, Weisheng
    Wei, Shaoqian
    Wang, You
    Zhang, Deming
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [6] Nonvolatile Spin-Based Radiation Hardened Retention Latch and Flip-Flop
    Amirany, Abdolah
    Marvi, Fahimeh
    Jafari, Kian
    Rajaei, Ramin
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 1089 - 1096
  • [7] Area-Efficient One-Cycle Correction Scheme for Timing Errors in Flip-Flop Based Pipelines
    Koo, Jongeun
    Song, Eunwoo
    Park, Eunhyeok
    Kim, Dongyoung
    Park, Junki
    Ryu, Sungju
    Yoo, Sungjoo
    Kim, Jae-Joon
    [J]. 2016 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2016, : 137 - 140
  • [8] Magnetic-tunnel-junction based low-energy nonvolatile flip-flop using an area-efficient self-terminated write driver
    Suzuki, Daisuke
    Hanyu, Takahiro
    [J]. JOURNAL OF APPLIED PHYSICS, 2015, 117 (17)
  • [9] Design and Analysis of Low-Power and Area-Efficient Master-Slave Flip-Flop
    Krishna, G. Rajesh
    Lorenzo, Rohit
    [J]. IETE JOURNAL OF RESEARCH, 2024,
  • [10] Spin hall effect-based nonvolatile flip flop for fine-grained power gating
    Kwon, Kon-Woo
    [J]. IEIE Transactions on Smart Processing and Computing, 2019, 8 (05): : 415 - 422