Package and board level study for a Thin Small Outline Package (TSOP) using compact components

被引:0
|
作者
Kulkarni, A [1 ]
Agonafer, D [1 ]
Groothuis, S [1 ]
Kabir, H [1 ]
Johnson, S [1 ]
机构
[1] Univ Texas, Elect MEMS & Telecommun Syst, Packaging Ctr, Arlington, TX 76019 USA
关键词
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
A detail model of 54 lead Thin Small Outline Package (TSOP) was created in Flotherm and validated against experimental data for natural convection and forced convection environments. Next, a compact two-resistor (2R) model was created in Flotherm using compact smart parts. Values of junction-to-case and junction-to-board resistances were taken from experiments. Both the detailed model and the compact model were mounted on a 4-layered standard JEDEC board for natural convection in a standard JEDEC enclosure. With a nominal power of 0.75W applied at the junction, the detailed model and the 2R compact model showed a very good agreement. The results also compared well with experimental data. Next, two models were developed; a detailed model and a corresponding equivalent 211 compact model were mounted on a 4-layered standard JEDEC board and simulated for forced convection with an air velocity of 1 m/s. With a nominal power of 0.75 W applied at the junction, maximum junction temperatures were computed and once again showed very good agreement. Experimental data for forced convection indicated that the maximum junction temperature was in good agreement to the compact model. The study was further extended to do a board level analysis where the detailed TSOP models were mounted on a 6-layered standard DIMM board. In the single sided board arrangement nine such compact models were mounted on one side of the board and maximum junction temperature was noted. Then, the detailed models were replaced by compact models and simulated - for forced convection with an air velocity of 1 m/s. Good agreement between detailed model and compact model was seen for the board level analysis. Further the compact models were simulated for a double-sided arrangement in which eighteen such compact models were mounted nine on each sided of the board. The assembly was simulated for forced convection with an air velocity of 1 m/s. Nominal power applied at junction for each of the eighteen modules was 0.3 W. Maximum temperature for the double sided arrangement of DIMM board was thus computed.
引用
收藏
页码:867 / 873
页数:7
相关论文
共 50 条
  • [1] PB-FREE THIN SMALL OUTLINE PACKAGE (TSOP) BOARD LEVEL RELIABILITY STUDY
    Xie, Weidong
    Liu, Kuo-Chuan
    Brillhart, Mark
    IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 1, 2010, : 775 - 780
  • [2] Investigation of Thin Small Outline Package (TSOP) Solder Joint Crack after Accelerated Thermal Cycling Testing
    Lu, L. N.
    Huang, H. Z.
    Wu, B. Y.
    Zhou, Q.
    Su, X. X.
    Cai, M.
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 843 - +
  • [3] Board level reliability assessments of package on package
    Hwang, Tae-Kyung
    Sohn, Eun-Sook
    Kang, Won-Joon
    Cha, Se-Woong
    Lee, Joon-Yeob
    Hwang, Chan-Ha
    Lee, Choon-Heung
    2007 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, 2007, : 454 - 460
  • [4] A Study of Wafer Level Package Board Level Reliability
    Xu, Steven
    Keser, Beth
    Hau-Riege, Christine
    Bezuk, Steve
    Yau, You-Wen
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1204 - 1209
  • [5] Parameters Optimization of Copper Wire Bonding on Thin Small Outline Package
    Srikamonsirisak, Sorasit
    Tantinuchawong, Ubonwan
    Satirakul, Yuparwadee
    JOURNAL OF METALS MATERIALS AND MINERALS, 2013, 23 (01): : 13 - 17
  • [6] Study on the board level reliability test of package on package (PoP) with 2nd level underfill
    Lee, Joon-Yeob
    Hwang, Tae-Kyung
    Kim, Jin-Young
    Yoo, Min
    Sohn, Eun-Sook
    Chung, Ji-Young
    Dreiza, Moody
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1905 - +
  • [7] Package & Board Level Reliability Study of 0.35mm Fine Pitch Wafer Level Package
    Sun, Peng
    Liu, Jun
    Xu, Cheng
    Cao, Liqiang
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 322 - 326
  • [8] WIRE SWEEP IN SMALL OUTLINE PACKAGE.
    Reusch, R.K.
    Semiconductor International, 1987, 10 (05) : 139 - 145
  • [9] Board Level Reliability of Novel Fan-in Package on Package(PoP)
    Kim, Young-Lyong
    Youn, Cheul-Joong
    Lee, Jong-Ho
    Baek, Hyung-Kil
    Ahn, Eun-Chul
    Song, Young-Hee
    Chung, Tae-Gyeong
    IEEE 9TH VLSI PACKAGING WORKSHOP IN JAPAN, 2008, : 57 - +
  • [10] Research on Reliability of Board Level Package-on-Package in Drop Test
    Yao Xiaohu
    Fan Zerui
    Yuan Miaomiao
    Zhang Xiaoqing
    Li Zhiqiang
    Han Qiang
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 1138 - 1141