共 50 条
- [42] A Novel On-Chip Interconnection Topology for Mesh-Connected Processor Arrays IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 450 - 451
- [45] Fragmentation-efficient node allocation algorithm in 2D mesh-connected systems 8TH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND NETWORKS, PROCEEDINGS, 2005, : 318 - 323
- [48] A two-dimensional mesh-connected parallel processor with complex processing elements NEURAL NETWORK AND DISTRIBUTED PROCESSING, 2001, 4555 : 27 - 31
- [50] Built-in self-reconfiguring systems for mesh-connected processor arrays with spares on two rows/columns IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 213 - 221