Heuristic Processor Allocation in Mesh-Connected Systems via a Coloring Mechanism

被引:0
|
作者
Srikanth, P. J. S. [1 ]
Praveen, K. [1 ]
Subramaniam, Harish L. [1 ]
Srinivasan, T. [1 ]
机构
[1] Sri Venkateswara Coll Engn, Dept Comp Sci & Engn, Sriperumbudur 602105, India
关键词
External / Internal Fragmentation; Coloring Mechanism; Mesh-Connected Computers; Penalty Factor; Processor Allocation / Deallocation; Tetris Game;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Processor Allocation schemes play a significant role in obtaining high performance in parallel computing paradigms. Finding available processors for incoming task with the constriction of minimizing overhead is the chief objective of task allocation. Various processor allocation schemes have been proposed with series of performance measures and complexities of space and time. Optimality of allocation schemes too plays a vital role apart from the performance measures. Existing allocation schemes like Frame Sliding and Quick Allocation schemes expends scanning overhead. In our paper we propose a best-fit strategy titled "Heuristic Processor Allocation in Mesh-Connected Systems via a Coloring Mechanism" (HPAM), which achieves optimality, efficient processor allocation and also simplified scanning overhead. By using game playing i.e. Tetris Game approach and a heuristic function incorporating a penalty factor at each step of allocation process, ensures optimality. Performance comparison shows that our scheme by and large has lesser allocation overhead than all other existing allocation algorithms, while delivering competitive performance.
引用
收藏
页码:179 / +
页数:2
相关论文
共 50 条
  • [41] TIME LOWER BOUNDS FOR PARALLEL SORTING ON A MESH-CONNECTED PROCESSOR ARRAY
    HAN, Y
    IGARASHI, Y
    LECTURE NOTES IN COMPUTER SCIENCE, 1988, 319 : 434 - 443
  • [42] A Novel On-Chip Interconnection Topology for Mesh-Connected Processor Arrays
    Wang, Xiaofang
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 450 - 451
  • [43] Communication Overhead in Non-Contiguous Processor Allocation Policies for 3D Mesh-Connected Multicomputers
    Almomani, Raed
    Ababneh, Ismail
    INTERNATIONAL ARAB JOURNAL OF INFORMATION TECHNOLOGY, 2012, 9 (02) : 133 - 141
  • [44] PROCESSOR-TIME OPTIMAL PARALLEL ALGORITHMS FOR DIGITIZED IMAGES ON MESH-CONNECTED PROCESSOR ARRAYS
    ALNUWEIRI, HM
    KUMAR, VKP
    ALGORITHMICA, 1991, 6 (05) : 698 - 733
  • [45] Fragmentation-efficient node allocation algorithm in 2D mesh-connected systems
    Seo, KH
    8TH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND NETWORKS, PROCEEDINGS, 2005, : 318 - 323
  • [46] Chain grouping: A method for partitioning loops onto mesh-connected processor arrays
    Tsanakas, P
    Koziris, N
    Papakonstantinou, G
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2000, 11 (09) : 941 - 955
  • [48] A two-dimensional mesh-connected parallel processor with complex processing elements
    Chen, CY
    Shen, XB
    Wang, Z
    Sang, HS
    NEURAL NETWORK AND DISTRIBUTED PROCESSING, 2001, 4555 : 27 - 31
  • [49] PARALLEL B-SPLINE SURFACE INTERPOLATION ON A MESH-CONNECTED PROCESSOR ARRAY
    CHENG, FH
    WASILKOWSKI, GW
    WANG, JY
    ZHANG, CM
    WANG, WP
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1995, 24 (02) : 224 - 229
  • [50] Built-in self-reconfiguring systems for mesh-connected processor arrays with spares on two rows/columns
    Takanami, I
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 213 - 221