IRES: An integrated software and hardware interface framework for reconfigurable embedded system

被引:2
|
作者
Chiu, J. -C. [1 ]
Yeh, T. -L. [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 804, Taiwan
来源
关键词
D O I
10.1049/iet-cdt.2009.0010
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware/software co-design is an interesting topic for most embedded system architects. However, designers find integrating hardware and software communications interface challenging. A framework for integrating the software and hardware communication interface for computing in reconfigurable embedded systems, called IRES, is proposed. The framework supports reconfigurable computing architectures, based on traditional central processing unit and the reconfigurable field programmable gate array, and composed of the integration linker, the boot loader, small task-oriented operating objects and the hardware management unit. The integration linker enables the IRES to link hardware net-list files and tasks into one execution. le, called the executor, constructed with the boot loader, the task-oriented operating kernel, the application tasks and the accelerating hardware functions. Task and hardware functions are segregated by program segment prefixes, designed to record interaction information of hardware and software resources. When the executor operates on the target-embedded environment, the implicit hardwire-call will be supported to invoke hardware functions in the task codes. The IRES successfully implements in the realised hardware platform, and this work verifies communication effectiveness between hardware and software through video compression applications.
引用
收藏
页码:27 / 37
页数:11
相关论文
共 50 条
  • [1] Automatic Hardware/Software Interface Generation for Embedded System
    Son, Choonho
    Yun, Jeong-Han
    Kang, Hyun-Goo
    Han, Taisook
    [J]. JOURNAL OF INFORMATION PROCESSING SYSTEMS, 2006, 2 (03): : 137 - 142
  • [2] Hardware/Software interface codesign for embedded systems
    Jerraya, AA
    Wolf, W
    [J]. COMPUTER, 2005, 38 (02) : 63 - +
  • [3] Hardware/software integrated training on embedded systems
    Mu, Chundi
    Liu, Sen
    Chen, Jianping
    [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2006, 2 (02): : 457 - 464
  • [4] Software/Hardware Integrating Model of Embedded Reconfigurable Computing System for Digital Signal Processing
    刘守山
    张同军
    毕丽君
    陶安利
    [J]. Journal of Measurement Science and Instrumentation, 2010, (04) : 343 - 348
  • [5] Function-level multitasking interface design in an embedded operating system with reconfigurable hardware
    Huang, I-Hsuan
    Wang, Chih-Chun
    Chu, Shih-Min
    Yang, Cheng-Zen
    [J]. EMBEDDED AND UBIQUITOUS COMPUTING, PROCEEDINGS, 2007, 4808 : 45 - 54
  • [6] Software Redundancy Implementation Strategy in Reconfigurable Hardware Framework
    Razvan, Sinca
    Csaba, Szasz
    [J]. PROCEEDINGS OF 2019 8TH INTERNATIONAL CONFERENCE ON MODERN POWER SYSTEMS (MPS), 2019,
  • [7] An interface test model for hardware-dependent software and embedded OS API of the embedded system
    Sung, Ahyoung
    Choi, Byoungju
    Shin, Seokkyoo
    [J]. COMPUTER STANDARDS & INTERFACES, 2007, 29 (04) : 430 - 443
  • [8] A Novel Approach to Hardware/Software Partitioning for Reconfigurable Embedded Systems
    Cui, Linhai
    [J]. JOURNAL OF COMPUTERS, 2012, 7 (10) : 2518 - 2525
  • [9] A hardware/software prototyping environment for dynamically reconfigurable embedded systems
    Fleischmann, J
    Buchenrieder, K
    Kress, R
    [J]. HARDWARE/SOFTWARE CODESIGN - SIXTH INTERNATIONAL WORKSHOP PROCEEDINGS, 1998, : 105 - 109
  • [10] Embedded software and hardware implementation system for a human machine interface based on ISOAgLib
    Enkhbaatar Tumenjargal
    Luubaatar Badarch
    Hyeokjae Kwon
    Woonchul Ham
    [J]. Journal of Zhejiang University SCIENCE C, 2013, 14 : 155 - 166