IRES: An integrated software and hardware interface framework for reconfigurable embedded system

被引:2
|
作者
Chiu, J. -C. [1 ]
Yeh, T. -L. [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 804, Taiwan
来源
关键词
D O I
10.1049/iet-cdt.2009.0010
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware/software co-design is an interesting topic for most embedded system architects. However, designers find integrating hardware and software communications interface challenging. A framework for integrating the software and hardware communication interface for computing in reconfigurable embedded systems, called IRES, is proposed. The framework supports reconfigurable computing architectures, based on traditional central processing unit and the reconfigurable field programmable gate array, and composed of the integration linker, the boot loader, small task-oriented operating objects and the hardware management unit. The integration linker enables the IRES to link hardware net-list files and tasks into one execution. le, called the executor, constructed with the boot loader, the task-oriented operating kernel, the application tasks and the accelerating hardware functions. Task and hardware functions are segregated by program segment prefixes, designed to record interaction information of hardware and software resources. When the executor operates on the target-embedded environment, the implicit hardwire-call will be supported to invoke hardware functions in the task codes. The IRES successfully implements in the realised hardware platform, and this work verifies communication effectiveness between hardware and software through video compression applications.
引用
收藏
页码:27 / 37
页数:11
相关论文
共 50 条
  • [31] Development of Software Interface for Testing of Embedded System
    Karmore, Swapnili P.
    Mahajan, Anjali R.
    Jarbias, Goldi C.
    [J]. 2013 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING TECHNOLOGIES (ICACT), 2013,
  • [32] Reconfigurable hardware accelerator for embedded DSP
    Reeves, K
    Sienski, K
    Field, C
    [J]. HIGH-SPEED COMPUTING, DIGITAL SIGNAL PROCESSING, AND FILTERING USING RECONFIGURABLE LOGIC, 1996, 2914 : 332 - 340
  • [33] Dealing with hardware in embedded software:: A general framework based on the Devil language
    Mérillon, F
    Muller, G
    [J]. ACM SIGPLAN NOTICES, 2001, 36 (08) : 121 - 127
  • [34] An Overview of Reconfigurable Hardware in Embedded Systems
    Garcia, Philip
    Compton, Katherine
    Schulte, Michael
    Blem, Emily
    Fu, Wenyin
    [J]. EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2006, (01) : 1 - 19
  • [35] Genetic algorithm driven hardware-software partitioning for dynamically reconfigurable embedded systems
    Harkin, J
    McGinnity, TM
    Maguire, LP
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2001, 25 (05) : 263 - 274
  • [36] AXIOM: A 64-bit Reconfigurable Hardware/Software Platform for Scalable Embedded Computing
    Giorgi, Roberto
    [J]. 2017 6TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2017, : 113 - 116
  • [37] AXIOM: A 64-bit Reconfigurable Hardware/Software Platform for Scalable Embedded Computing
    Giorgi, Roberto
    [J]. 2017 6TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2017, : 1 - 1
  • [38] A software framework for an integrated observing system
    Kipp, Jesse
    Hansen, Tom
    [J]. OCEANS 2006, VOLS 1-4, 2006, : 988 - +
  • [39] Reconfigurable Software Architecture of Embedded NC System with IEC 61499
    Li Song
    Li Di
    Zheng Zhongqian
    [J]. ELECTRONIC INFORMATION AND ELECTRICAL ENGINEERING, 2012, 19 : 248 - 251
  • [40] Reconfigurable Computing and Hardware/Software Codesign
    Plaks, Toomas P.
    Santambrogio, Marco D.
    Sciuto, Donatella
    [J]. EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2008, (01)