共 50 条
- [42] DNA Computing Models for Boolean Circuits and Logic Gates 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION TECHNOLOGY CICT 2015, 2015, : 529 - 533
- [43] LOGIC CIRCUIT PACKAGE DESIGN REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1971, 19 (03): : 357 - +
- [44] Circuit and logic level design LOW POWER DESIGN IN DEEP SUBMICRON ELECTRONICS, 1997, 337 : 105 - 133
- [45] Stateful Logic Operation of Gated Silicon Diodes for In-Memory Computing ADVANCED ELECTRONIC MATERIALS, 2024, 10 (07):
- [47] Stateful Logic Pipeline Architecture 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2497 - 2500
- [49] Stateful Implication Logic with Memristors 2009 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2009, : 33 - 36
- [50] LOSSS- Logic Synthesis based on Several Stateful logic gates for high time-efficient computing 29TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2024, 2024, : 805 - 811