LOGIC CIRCUIT PACKAGE DESIGN

被引：0
|
作者：
GOTO, K
ITO, Y
机构：
来源：
REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES | 1971年 / 19卷 / 03期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：357 / +
页数：1
相关论文
共 50 条
  • [1] DEK-2 LOGIC CIRCUIT PACKAGE TESTER
    HOSAKA, T
    AOKI, K
    REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1971, 19 (9-10): : 953 - &
  • [2] Circuit and logic level design
    Piguet, C
    LOW POWER DESIGN IN DEEP SUBMICRON ELECTRONICS, 1997, 337 : 105 - 133
  • [3] AN AUTOMATIC DESIGN SYSTEM OF IC LOGIC PACKAGE
    KITAMURA, T
    NEC RESEARCH & DEVELOPMENT, 1969, (14): : 29 - +
  • [4] SIMULATION, VERIFICATION AND TEST PACKAGE FOR LOGIC DESIGN
    JOHNSON, D
    ELECTRONIC ENGINEERING, 1980, 52 (633): : 81 - &
  • [5] Effective Logic Synthesis for Threshold Logic Circuit Design
    Neutzling, Augusto
    Matos, Jody Maick
    Mishchenko, Alan
    Reis, Andre
    Ribas, Renato P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (05) : 926 - 937
  • [6] CIRCUIT-DESIGN WITH PNEUMATIC LOGIC
    GEAKE, AJ
    ENGINEERING, 1980, 220 (10): : 1111 - 1113
  • [7] QMOS digital logic circuit design
    Koshy, KJ
    Balsara, PT
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2000, 87 (05) : 531 - 545
  • [8] Memristive Digital Logic Circuit Design
    Wang Xiaoyuan
    Jin Chenxi
    Zhou Pengfei
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2020, 42 (04) : 851 - 861
  • [9] Reconfigurable logic circuit design for stateful Boolean logic computing
    Luo, Li
    Dong, Zhekang
    Hu, Xiaofang
    Wang, Lidan
    Duan, Shukai
    SCIENCE CHINA-INFORMATION SCIENCES, 2021, 64 (08)
  • [10] Reconfigurable logic circuit design for stateful Boolean logic computing
    Li LUO
    Zhekang DONG
    Xiaofang HU
    Lidan WANG
    Shukai DUAN
    Science China(Information Sciences), 2021, 64 (08) : 260 - 261
12345