A 2.4 GHz 4 mW Integer-N Inductorless RF Synthesizer

被引：104

作者：

Kong, Long ^{[1
]}

Razavi, Behzad ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2016年 / 51卷 / 03期

关键词：

Frequency synthesizer; harmonic trap; phase-locked loop (PLL); reference spur; voltage-controlled oscillator (VCO); Delta modulator; PHASE-NOISE; JITTER;

D O I：

10.1109/JSSC.2015.2511157

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The high phase noise of ring oscillators has generally discouraged their use in RF synthesis. This paper introduces an integer-N synthesizer that employs a type-I loop to achieve a wide bandwidth, allowing the use of ring oscillators, and a master-slave sampling loop filter along with harmonic traps to suppress spurs. A 2.4 GHz prototype fabricated in 45 nm digital CMOS technology provides a loop bandwidth of 10 MHz and a spur level of -65 dBc. The phase noise is -114 dBc/Hz at 1 MHz offset.

引用

页码：626 / 635

页数：10

共 50 条

[21] Integer-N charge pump phase locked loop for 2.4 GHz application with a novel design of phase frequency detector
Koithyar, Aravinda
Ramesh, Telugu Kuppushetty
IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (01) : 60 - 65
[22] A 1.2 GHz jitter-peaking-free Integer-N PLL
Yaghobi, Hossein
Tavakoli, Javad
Sheikhaei, Samad
MICROELECTRONICS JOURNAL, 2021, 116
[23] Fabricate a 2.4-GHz Fractional-N Synthesizer
Attaran, A.
Moghavvemi, M.
Ameri, H.
MICROWAVES & RF, 2013, 52 (06) : 70 - +
[24] A 0.2 to 1.7 GHz Low-Jitter Integer-N QPLL for Power Efficient Direct Digital RF Modulator
Kim, Nam-Seog
Rabaey, Jan M.
PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 329 - 332
[25] A behavioral model of integer-N PLL frequency synthesizer for reference spur level simulation
Sotskov, Denis I.
Elesin, Vadim V.
2016 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2016,
[26] Implementation of CMOS Low-power Integer-N Frequency Synthesizer for SOC Design
Mandal, Debashis
Bhattacharyya, T. K.
JOURNAL OF COMPUTERS, 2008, 3 (04) : 31 - 38
[27] 5-GHz integer-N PLL with spur reduction sampler
Biswas, D.
Javed, G. S.
Reddy, K. S. S.
ELECTRONICS LETTERS, 2019, 55 (23) : 1217 - 1219
[28] A 8.3-11.3GHz low cost Integer-N synthesizer with 1.1° RMS phase error in 65nm CMOS
Yan, Dan Lei
Bin, Zhao
Arasu, Muthukumaraswamy Annamalai
Jun, Yuan Xiao
Raja, M. Kumaraswamy
Je, Minkyu
PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2012, : 225 - 227
[29] A Fast-Settling Integer-N Frequency Synthesizer Using Switched-Gain Control
Zhao, Haixiang
Mandal, Soumyajit
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (04) : 1344 - 1357
[30] A 3.4-mW 2.4-GHz frequency synthesizer in 0.18 μm CMOS
Carmo, J. P.
Mendes, P. M.
Couto, C.
Correia, J. H.
DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 266 - 269

← 1 2 3 4 5 →