High-Performance Parallel Implementation of Genetic Algorithm on FPGA

被引:28
|
作者
Torquato, Matheus F. [1 ]
Fernandes, Marcelo A. C. [2 ]
机构
[1] Swansea Univ, Coll Engn, Swansea SA2 8PP, W Glam, Wales
[2] Fed Univ Rio Grande Norte UFRN, Dept Comp Engn & Automat, BR-59078970 Natal, RN, Brazil
关键词
Parallel implementation; FPGA; Genetic algorithms; Reconfigurable computing; HARDWARE IMPLEMENTATION;
D O I
10.1007/s00034-019-01037-w
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Genetic algorithms (GAs) are used to solve search and optimization problems in which an optimal solution can be found using an iterative process with probabilistic and non-deterministic transitions. However, depending on the problem's nature, the time required to find a solution can be high in sequential machines due to the computational complexity of genetic algorithms. This work proposes a full-parallel implementation of a genetic algorithm on field-programmable gate array (FPGA). Optimization of the system's processing time is the main goal of this project. Results associated with the processing time and area occupancy (on FPGA) for various population sizes are analyzed. Studies concerning the accuracy of the GA response for the optimization of two variables functions were also evaluated for the hardware implementation. However, the high-performance implementation proposed in this paper is able to work with more variable from some adjustments on hardware architecture. The results showed that the GA full-parallel implementation achieved throughput about 16 millions of generations per second and speedups between 17 and 170,000 associated with several works proposed in the literature.
引用
收藏
页码:4014 / 4039
页数:26
相关论文
共 50 条
  • [41] Hypersort: High-performance Parallel Sorting on HBM-enabled FPGA
    Jayaraman, Soundarya
    Zhang, Bingyi
    Prasanna, Viktor
    2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 75 - 85
  • [42] IMPROVED IMPLEMENTATION OF FFT ALGORITHM ON A HIGH-PERFORMANCE PROCESSOR
    SAID, SM
    DIMOND, KR
    ELECTRONICS LETTERS, 1984, 20 (08) : 347 - 349
  • [43] MODULAR ARCHITECTURE FOR HIGH-PERFORMANCE IMPLEMENTATION OF THE FFT ALGORITHM
    SAPIECHA, K
    JAROCKI, R
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (12) : 1464 - 1468
  • [44] Towards a High-Performance Implementation of the MCSFilter Optimization Algorithm
    Araujo, Leonardo
    Pacheco, Maria F.
    Rufino, Jose
    Fernandes, Florbela P.
    OPTIMIZATION, LEARNING ALGORITHMS AND APPLICATIONS, OL2A 2021, 2021, 1488 : 15 - 30
  • [45] High-Performance FPGA Implementation of Fully Connected Networks of SAM Neurons
    Farsa, Edris Zaman
    Heidarpur, Moslem
    Ahmadi, Arash
    Mirhassani, Mitra
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [46] High-performance implementation of regular and easily scalable sorting networks on an FPGA
    Sklyarov, Valery
    Skliarova, Iouliia
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (05) : 470 - 484
  • [47] HIGH-PERFORMANCE FPGA IMPLEMENTATION OF COMPACT SINGLE ROUND AES DESIGN
    Patel, Vishwanath
    Joshi, Ramesh C.
    Saxena, Ashok K.
    ICCNT 2009: PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTER AND NETWORK TECHNOLOGY, 2010, : 93 - 97
  • [48] High-Performance Implementation of Dynamically Configurable Load Balancing Engine on FPGA
    Zhao, Jun
    Guo, Zhichuan
    Zeng, Xuewen
    Song, Mangu
    IEEE COMMUNICATIONS MAGAZINE, 2020, 58 (01) : 62 - 67
  • [49] A high-performance parallel implementation of the certified reduced basis method
    Knezevic, David J.
    Peterson, John W.
    COMPUTER METHODS IN APPLIED MECHANICS AND ENGINEERING, 2011, 200 (13-16) : 1455 - 1466
  • [50] High-performance FFT implementation on the BOPS ManArray parallel DSP
    Pitsianis, NP
    Pechanek, G
    ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES,AND IMPLEMENTATIONS IX, 1999, 3807 : 164 - 171