High-Performance Parallel Implementation of Genetic Algorithm on FPGA

被引:28
|
作者
Torquato, Matheus F. [1 ]
Fernandes, Marcelo A. C. [2 ]
机构
[1] Swansea Univ, Coll Engn, Swansea SA2 8PP, W Glam, Wales
[2] Fed Univ Rio Grande Norte UFRN, Dept Comp Engn & Automat, BR-59078970 Natal, RN, Brazil
关键词
Parallel implementation; FPGA; Genetic algorithms; Reconfigurable computing; HARDWARE IMPLEMENTATION;
D O I
10.1007/s00034-019-01037-w
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Genetic algorithms (GAs) are used to solve search and optimization problems in which an optimal solution can be found using an iterative process with probabilistic and non-deterministic transitions. However, depending on the problem's nature, the time required to find a solution can be high in sequential machines due to the computational complexity of genetic algorithms. This work proposes a full-parallel implementation of a genetic algorithm on field-programmable gate array (FPGA). Optimization of the system's processing time is the main goal of this project. Results associated with the processing time and area occupancy (on FPGA) for various population sizes are analyzed. Studies concerning the accuracy of the GA response for the optimization of two variables functions were also evaluated for the hardware implementation. However, the high-performance implementation proposed in this paper is able to work with more variable from some adjustments on hardware architecture. The results showed that the GA full-parallel implementation achieved throughput about 16 millions of generations per second and speedups between 17 and 170,000 associated with several works proposed in the literature.
引用
收藏
页码:4014 / 4039
页数:26
相关论文
共 50 条
  • [31] Parallel implementation of the shortest path algorithm on FPGA
    Fernandez, Ivan
    Castillo, Javier
    Pedraza, Cesar
    Sanchez, Carlos
    Ignacio Martinez, Jose
    2008 4TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2008, : 245 - 248
  • [32] Implementation of High Performance Hardware Architecture of OpenSURF Algorithm on FPGA
    Fan, Xitian
    Wu, Chenlu
    Cao, Wei
    Zhou, Xuegong
    Wang, Shengye
    Wang, Lingli
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 152 - 159
  • [33] High-Performance Implementation of Wideband Coherent Signal-Subspace (CSS)-Based DOA Algorithm on FPGA
    Jarrah, Amin
    Almomany, Abedalmuhdi
    Alsobeh, Anas M. R.
    Alqudah, Eman
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (11)
  • [34] High-Performance FPGA Implementation of Equivariant Adaptive Separation via Independence Algorithm for Independent Component Analysis
    Nazemi, Mahdi
    Nazarian, Shahin
    Pedram, Massoud
    2017 IEEE 28TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2017, : 25 - 28
  • [35] HipMCL: a high-performance parallel implementation of the Markov clustering algorithm for large-scale networks
    Azad, Ariful
    Pavlopoulos, Georgios A.
    Ouzounis, Christos A.
    Kyrpides, Nikos C.
    Buluc, Aydin
    NUCLEIC ACIDS RESEARCH, 2018, 46 (06) : E33
  • [36] High-Performance Mobility Simulation: Implementation of a Parallel Distributed Message-Passing Algorithm for MATSim
    Laudan, Janek
    Heinrich, Paul
    Nagel, Kai
    INFORMATION, 2025, 16 (02)
  • [37] FPGA implementation of AES algorithm for high throughput using folded parallel architecture
    Rahimunnisa, K.
    Karthigaikumar, P.
    Rasheed, Soumiya
    Jayakumar, J.
    SureshKumar, S.
    SECURITY AND COMMUNICATION NETWORKS, 2014, 7 (11) : 2225 - 2236
  • [38] A High-Performance Parallel Algorithm for Nonnegative Matrix Factorization
    Kannan, Ramakrishnan
    Ballard, Grey
    Park, Haesun
    ACM SIGPLAN NOTICES, 2016, 51 (08) : 99 - 109
  • [39] A High-performance Parallel Algorithm for Gene Sequence Discovery
    Liu, Jun
    Ji, Zhen-Zhou
    Ning, Yu
    2016 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SECURITY (CSIS 2016), 2016, : 425 - 430
  • [40] FIR filter implementation for high-performance application in a high-end FPGA
    Pijetlovic, Stefan
    Subotic, Milos
    Marinkovic, Vladimir
    Pjevalica, Nebojsa
    2018 26TH TELECOMMUNICATIONS FORUM (TELFOR), 2018, : 333 - 336