Online data reduction with a DSP-FPGA multiprocessor system

被引：0
|
作者：
Balzer, M [1 ]
Stripf, H [1 ]
机构：
[1] Forschungszentrum Karlsruhe, Inst Data Proc & Elect, Karlsruhe, Germany
来源：
DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2 | 2002年
关键词：
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
For the detection of cracks and corrosion in pipelines an ultrasonic measuring system (pig) was developed. During the pipeline inspection there is no communication to the outside world, the accumulated data have to be stored on a mass storage device. The amount of data for a 250 kilometre run is in the range of about 700 TBytes at a rate of 2.8 GByte/s. This amount of data has to be filtered, reduced and compressed by a factor of 7000 to store it on a storage device. To overcome these difficulties a massive parallel multiprocessing system with ASICs and DSPs was developed. Each of the system modules has a computing power of more then 1200 MOPS. The complete computing power is installed in a volume the size of a shoe box.
引用
收藏
页码：819 / 822
页数：4
相关论文
共 50 条
  • [1] Online data reduction with a DSP-FPGA multiprocessor system
    Balzer, M
    Stripf, H
    [J]. ISSPA 2001: SIXTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOLS 1 AND 2, PROCEEDINGS, 2001, : 619 - 622
  • [2] DSP-FPGA multiprocessor system with CAN, PPI and Ethernet interfaces
    Balzer, M
    Stripf, H
    [J]. Proceedings of the Third IASTED International Conference on Circuits, Signals, and Systems, 2005, : 264 - 269
  • [3] (DSP-FPGA) based multiple motors control system
    Al-Ayasrah, Omar
    [J]. RECENT ADVANCES IN SYSTEMS, COMMUNICATIONS AND COMPUTERS, 2008, : 290 - +
  • [4] Auxiliary inverter core control system based on DSP-FPGA
    Wu, Xia-Jie
    Fang, Hui
    Song, Wen-Sheng
    Feng, Xiao-Yun
    [J]. Dianji yu Kongzhi Xuebao/Electric Machines and Control, 2015, 19 (05): : 58 - 66
  • [5] Data memory minimisation for synchronous data flow graphs emulated on DSP-FPGA targets
    Ade, M
    Lauwereins, R
    Peperstraete, JA
    [J]. DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 64 - 69
  • [6] Blackfin-FPGA multiprocessor system for ultrasonic-data reduction
    Balzer, M
    Stripf, H
    [J]. ISCCSP : 2004 FIRST INTERNATIONAL SYMPOSIUM ON CONTROL, COMMUNICATIONS AND SIGNAL PROCESSING, 2004, : 841 - 844
  • [7] Modelling heterogeneous DSP-FPGA based system partitioning with extensions to the spinach simulation environment
    Brogioli, Michael
    Cavallaro, Joseph
    [J]. 2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2005, : 1630 - 1634
  • [8] 基于DSP-FPGA的APF的硬件设计
    宋连庆
    万卓
    韦新磊
    权策
    马存乐
    [J]. 电子技术应用, 2020, 46 (05) : 74 - 78
  • [9] MPEG-4 video encoder based on DSP-FPGA techniques
    Niu, JW
    He, R
    Hu, JP
    [J]. 2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 518 - 522
  • [10] 基于DSP-FPGA架构的SHEPWM研究与实现
    张硕
    孙佳伟
    姜涛
    [J]. 电气传动, 2018, 48 (11) : 20 - 24
12345