Online data reduction with a DSP-FPGA multiprocessor system

被引：0

作者：

Balzer, M ^{[1
]}

Stripf, H ^{[1
]}

机构：

[1] Forschungszentrum Karlsruhe, Inst Data Proc & Elect, Karlsruhe, Germany

来源：

DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2 | 2002年

关键词：

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

For the detection of cracks and corrosion in pipelines an ultrasonic measuring system (pig) was developed. During the pipeline inspection there is no communication to the outside world, the accumulated data have to be stored on a mass storage device. The amount of data for a 250 kilometre run is in the range of about 700 TBytes at a rate of 2.8 GByte/s. This amount of data has to be filtered, reduced and compressed by a factor of 7000 to store it on a storage device. To overcome these difficulties a massive parallel multiprocessing system with ASICs and DSPs was developed. Each of the system modules has a computing power of more then 1200 MOPS. The complete computing power is installed in a volume the size of a shoe box.

引用

页码：819 / 822

页数：4

共 50 条

[41] The application of a DSP multiprocessor subsystem in voice box system
Yue, W
Hua, W
Kun, T
[J]. 1996 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOLUMES 1 AND 2 - PROCEEDINGS, 1996, : 201 - 204
[42] A multiprocessor DSP system using PADDI-2
Sutton, RA
Srini, VP
Rabaey, JM
[J]. 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 62 - 65
[43] Implementation of a real-time, frequency selective, RF channel simulator using a hybrid DSP-FPGA architecture
Papenfuss, JR
Wickert, MA
[J]. RAWCON2000: 2000 IEEE RADIO AND WIRELESS CONFERENCE, PROCEEDINGS, 2000, : 135 - 138
[44] Design of a DSP System Based on FPGA
Hu Ju Fang
Xiong Chun Ru
Hu Hao
Zhong Run Yang
[J]. EQUIPMENT MANUFACTURING TECHNOLOGY AND AUTOMATION, PTS 1-3, 2011, 317-319 : 1559 - +
[45] Real-time Data Processing System on the Ground Implemented with DSP and FPGA
Wang, Hao
Chen, Lijuan
[J]. 2010 2ND INTERNATIONAL CONFERENCE ON COMPUTER AND AUTOMATION ENGINEERING (ICCAE 2010), VOL 2, 2010, : 635 - 638
[46] Implementation of a real-time frequency-selective RF channel simulator using a hybrid DSP-FPGA architecture
Wickert, MA
Papenfuss, J
[J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2001, 49 (08) : 1390 - 1397
[47] ONLINE DATA ACQUISITION USING A MULTIPROCESSOR ARCHITECTURE
DEASMUNDIS, R
SPADACCINI, G
TERRASI, F
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (05) : 1675 - 1678
[48] Study on Monitoring and Control System for Rotor Online Dynamic Balancing Based on DSP&FPGA
Zhi Jingjuan
Jing Minqing
Fan Hongwei
Liu Heng
Yin Mingquan
[J]. 2013 FIFTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA 2013), 2013, : 1072 - 1075
[49] 基于DSP-FPGA全数字控制的并联有源电力滤波器
郭伟峰
杨世彦
杨威
[J]. 电工技术学报, 2007, (05) : 123 - 127
[50] Feedback control and beam diagnostic algorithms for is multiprocessor DSP system
Teytelman, D
Claus, R
Fox, J
Hindi, H
Linscott, I
Prabhakar, S
Drago, A
Stover, G
[J]. BEAM INSTRUMENTATION - PROCEEDINGS OF THE SEVENTH WORKSHOP, 1997, (390): : 390 - 397

← 1 2 3 4 5 →