PLD MODELING OF ALL-DIGITAL DLL

被引：0
|
作者：
Svedek, Tomislav [1 ]
Matic, Tomislav [1 ]
Herceg, Marijan [1 ]
机构：
[1] JJ Strossmayer Univ Osijek, Dept Commun, Fac Elect Engn, Osijek, Croatia
来源：
JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS | 2009年 / 60卷 / 05期
关键词：
all-digital DLL; PLD implementation; digital-controlled delay line;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An all-digital delay-locked loop (DLL) suitable for implementation in the programmable logic device (PLD) is presented in this paper. Analog parts of the conventional DLL are realized by digital circuitry. Digital-controlled delay line (DCDL) is made of programmable digital-controlled delay elements (DCDE) based on the binary-weighted multiplex LCELL structures. Problems encountered in PLD implementation of the DLL are emphasized and discussed. Simulation and measuring results of the proposed DLL realized by ALTERA device EPM7128SLI10, are presented.
引用
收藏
页码：246 / 254
页数：9
相关论文
共 50 条
  • [41] ALL-DIGITAL FILM ARCHIVE
    ARENSON, RL
    AMERICAN JOURNAL OF ROENTGENOLOGY, 1985, 144 (06) : 1318 - 1319
  • [42] ALL-DIGITAL TRUNK NETWORK
    EARNSHAW, CM
    BRITISH TELECOMMUNICATIONS ENGINEERING, 1990, 9 : 81 - 81
  • [43] Modeling and analysis of an all-digital magnetic encoder-to-digital converters for servo motors
    Liu, Yajing
    Fan, Yu
    Lü, Gang
    Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2013, 33 (03): : 148 - 154
  • [44] Modeling and Designing of an All-Digital Resonate-and-Fire Neuron Circuit
    Le, Trung-Khanh
    Bui, Trong-Tu
    Le, Duc-Hung
    IEEE ACCESS, 2023, 11 : 62318 - 62336
  • [45] Reliability Modeling of All-Digital Protection Systems Including Impact of Repair
    Jiang, Kai
    Singh, Chanan
    IEEE TRANSACTIONS ON POWER DELIVERY, 2010, 25 (02) : 579 - 587
  • [46] Multi-phases all-digital DLL with multi-input and wide-range delay line
    Kao, Shao-Ku
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2021, 108 (03) : 345 - 360
  • [47] Fast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications
    Sheng, Duo
    Chung, Ching-Che
    Lee, Chen-Yi
    IEICE ELECTRONICS EXPRESS, 2010, 7 (09): : 634 - 639
  • [48] A 1.26mW/Gbps 8 Locking Cycles Versatile All-Digital CDR with TDC Combined DLL
    Urano, Yuki
    Yun, Won-Joo
    Kuroda, Tadahiro
    Ishikuro, Hiroki
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1576 - 1579
  • [49] A Fast-Lock, Jitter Filtering All-Digital DLL Based Burst- Mode Memory Interface
    Hossain, Masum
    Aquil, Farrukh
    Chau, Pak Shing
    Tsang, Brian
    Phuong Le
    Wei, Jason
    Stone, Teva
    Daly, Barry
    Chanh Tran
    Eble, John C.
    Knorpp, Kurt
    Zerbe, Jared L.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (04) : 1048 - 1062
  • [50] A Smart All-Digital Charge to Digital Converter
    Xu, Y.
    Shang, D.
    Xia, F.
    Yakovlev, A.
    23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 668 - 671
12345