Constrained Optimization of CMOS Analog Circuits via All-Inversion Region MOS Model

被引:0
|
作者
Goswami, Magnanil [1 ]
Kundu, Sudakshina [1 ]
机构
[1] West Bengal Univ Technol, Dept CSE & IT, Kolkata, India
关键词
All-inversion region MOS model; Analog integrated circuit; Design constraint; Orthogonal-convex optimization; TRANSISTOR MODEL; OP-AMP; DESIGN;
D O I
10.1007/978-81-322-2274-3_44
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper we furnish a novel approach of design automation and optimization of CMOS analog integrated circuits. This method offers an effective amalgamation between the principles of orthogonal-convex optimization and the all-inversion region MOS transistor model. We have observed that the constituting equations of the all-inversion region MOS model share great resemblance with the standard representation of orthogonal-convex functions. Therefore, these design equations, emerging from various device and circuit specifications can be modelled as the constraints of an orthogonal-convex optimization problem and can be evaluated automatically to ensure a globally optimal solution over a range of design scenarios. Additionally, there is a provision for design feasibility analysis with this semi-empirical approach.
引用
收藏
页码:395 / 405
页数:11
相关论文
共 50 条
  • [31] Time Constrained Verification of Analog Circuits using Model-Checking Algorithms
    Grabowski, Darius
    Platte, Daniel
    Hedrich, Lars
    Barke, Erich
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2006, 153 (03) : 37 - 52
  • [32] Design and power optimization of CMOS RIF blocks operating in the moderate inversion region
    Barboni, L
    Fiorelli, R
    Silveira, F
    SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2005, : 127 - 132
  • [33] Automated Design of Analog Circuits Based on Parallel Trust Region Bayesian Optimization
    Wong, Peng
    Lyu, Ruiyu
    Wang, Chunxi
    Chen, Jiale
    Jiang, Linfeng
    Lan, Cunqing
    Bi, Zhaori
    Yan, Changhao
    2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 187 - 192
  • [34] Automated design method for parameters optimization of CMOS analog circuits based on adaptive genetic algorithm
    Yu, Jianhai
    Mao, Zhigang
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1217 - 1220
  • [35] Optimal sizing of CMOS analog circuits using gravitational search algorithm with particle swarm optimization
    S. Mallick
    R. Kar
    D. Mandal
    S. P. Ghoshal
    International Journal of Machine Learning and Cybernetics, 2017, 8 : 309 - 331
  • [36] Optimal sizing of CMOS analog circuits using gravitational search algorithm with particle swarm optimization
    Mallick, S.
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    INTERNATIONAL JOURNAL OF MACHINE LEARNING AND CYBERNETICS, 2017, 8 (01) : 309 - 331
  • [38] Analog CMOS circuits implementing neural segmentation model based on symmetric STDP learning
    Tovar, Gessyca Maria
    Fukuda, Eric Shun
    Asai, Tetsuya
    Hirose, Tetsuya
    Amemiya, Yoshihito
    NEURAL INFORMATION PROCESSING, PART II, 2008, 4985 : 117 - +
  • [39] Noise optimization of charge amplifier with MOS input transistor working in moderate inversion region
    Grybos, P.
    Idzik, M.
    2005 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2005, : 960 - 964
  • [40] Concepts and optimization of CMOS LC_VCO circuits via geometric program
    Issa, Dalenda Ben
    Kachouri, Abdennaceur
    Samet, Mounir
    2008 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE, 2008, : 102 - +