An extended march test algorithm for embedded memories

被引:1
|
作者
Park, GM
Chang, H
机构
关键词
D O I
10.1109/ATS.1997.643990
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
In this paper, an efficient test algorithm and BIST architecture for embedded memories are presented. The proposed test algorithm can fully detect stuck-at fault, transition fault, coupling fault. Moreover, the proposed test algorithm can detect neighborhood pattern sensitive fault, which could not be detected in previous march test algorithms. The proposed test algorithm performs testing for neighborhood pattern sensitive fault using background data, which has been used for word-oriented memory testing.
引用
收藏
页码:404 / 409
页数:6
相关论文
共 50 条
  • [41] An efficient transparent test scheme for embedded word-oriented memories
    Li, JF
    Tseng, TW
    Wey, CL
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 574 - 579
  • [42] Test algorithm and diagnosis implementation for embedded SRAM
    Chen Z.
    Su J.
    Wang Y.
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2010, 22 (05): : 865 - 870
  • [43] Efficient march test procedure for dynamic read destructive fault detection in SRAM memories
    Dilillo, L
    Girard, P
    Pravossoudovitch, S
    Virazel, A
    Borri, S
    Hage-Hassan, M
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (05): : 551 - 561
  • [44] Efficient March Test Procedure for Dynamic Read Destructive Fault Detection in SRAM Memories
    Luigi Dilillo
    Patrick Girard
    Serge Pravossoudovitch
    Arnaud Virazel
    Simone Borri
    Magali Hage-Hassan
    [J]. Journal of Electronic Testing, 2005, 21 : 551 - 561
  • [45] BIST FOR EMBEDDED MEMORIES
    ZORIAN, Y
    [J]. EE-EVALUATION ENGINEERING, 1995, 34 (09): : 122 - 123
  • [46] Embedded memories for the future
    Pilo, H
    Sornasekhar, D
    Leung, WY
    Hyslop, A
    Liu, R
    Martino, B
    Prince, B
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (04): : 66 - 81
  • [47] Testing embedded memories
    Plagmann, C
    [J]. EE-EVALUATION ENGINEERING, 1997, 36 (11): : 150 - &
  • [48] Fault simulation and test algorithm generation for random access memories
    Wu, CF
    Huang, CT
    Cheng, KL
    Wu, CW
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (04) : 480 - 490
  • [49] An effective test and diagnosis algorithm for dual-port memories
    Park, Youngkyu
    Yang, Myung-Hoon
    Kim, Yongjoon
    Lee, Dae-Yeal
    Kang, Sungho
    [J]. ETRI JOURNAL, 2008, 30 (04) : 555 - 564
  • [50] Test response compression and bitmap encoding for embedded memories in manufacturing process monitoring
    Chen, JT
    Khare, J
    Walker, K
    Shaikh, S
    Rajski, J
    Maly, W
    [J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 258 - 267