An extended march test algorithm for embedded memories

被引:1
|
作者
Park, GM
Chang, H
机构
关键词
D O I
10.1109/ATS.1997.643990
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
In this paper, an efficient test algorithm and BIST architecture for embedded memories are presented. The proposed test algorithm can fully detect stuck-at fault, transition fault, coupling fault. Moreover, the proposed test algorithm can detect neighborhood pattern sensitive fault, which could not be detected in previous march test algorithms. The proposed test algorithm performs testing for neighborhood pattern sensitive fault using background data, which has been used for word-oriented memory testing.
引用
收藏
页码:404 / 409
页数:6
相关论文
共 50 条
  • [1] The Improvement of March C plus Algorithm for Embedded Memory Test
    Wang, Yongwen
    Zheng, Qianbing
    Yuan, Yin
    [J]. COMPUTER ENGINEERING AND TECHNOLOGY, 2016, 592 : 31 - 37
  • [2] Low Power March Memory Test Algorithm for Static Random Access Memories
    Kumar, G. Rajesh
    Babulu, K.
    [J]. INTERNATIONAL JOURNAL OF ENGINEERING, 2018, 31 (02): : 292 - 298
  • [3] A realistic March-12N test and diagnosis algorithm for SRAM memories
    Hasan, Wan Zuha Wan
    Othman, Masuri
    Suparjo, Bambang Sunaryo
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : 919 - +
  • [4] On the in Wield test of embedded memories
    Bernardi, P.
    Restifo, M.
    Sanchez, E.
    Reorda, M. Sonza
    [J]. 2017 IEEE 23RD INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2017, : 67 - 70
  • [5] Delay Test of Embedded Memories
    Gao, Yukun
    Zhang, Tengteng
    Chakraborty, Swati
    Walker, D. M. H.
    [J]. 2014 IEEE 23RD NORTH ATLANTIC TEST WORKSHOP (NATW), 2014, : 65 - 68
  • [6] AN EFFECTIVE TEST ALGORITHM AND DIAGNOSTIC IMPLEMENTATION FOR EMBEDDED STATIC RANDOM ACCESS MEMORIES
    Chen Ze-Wang
    Su Jian-Hua
    Wang You-Ren
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (07) : 1389 - 1402
  • [7] Minimal march test algorithm for detection of linked static faults in random access memories
    Harutunyan, G.
    Vardanian, V. A.
    Zorian, Y.
    [J]. 24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 120 - +
  • [8] A novel method to test embedded memories
    Wang, DH
    Fan, XY
    Gao, DY
    Zhang, SB
    [J]. ISTM/2005: 6TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-9, CONFERENCE PROCEEDINGS, 2005, : 8265 - 8268
  • [9] Reducing Test Power for Embedded Memories
    Awad, Ahmed
    Abu-Issa, Abdallatif
    Hamdioui, Said
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 112 - 119
  • [10] Test and repair of embedded flash memories
    Daga, JM
    [J]. INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 1219 - 1219