A Configurable Heterogeneous Multicore Architecture with Cellular Neural Network for Real-Time Object Recognition

被引:11
|
作者
Kim, Kwanho [1 ]
Lee, Seungjin [1 ]
Kim, Joo-Young [1 ]
Kim, Minsu [1 ]
Yoo, Hoi-Jun [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Div Elect Engn, Daemon 305701, South Korea
关键词
Cellular neural network; multicore; object recognition; parallelism; SIMD/MIMD; ATTENTION; PROCESSOR; DESIGN;
D O I
10.1109/TCSVT.2009.2031516
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As object recognition requires huge computation power to deal with complex image processing tasks, it is very challenging to meet real-time processing demands under low-power constraints for embedded systems. In this paper, a configurable heterogeneous multicore architecture with a dual-mode linear processor array and a cellular neural network on the network-on-chip platform is presented for real-time object recognition. The bio-inspired attention-based object recognition algorithm is devised to reduce computational complexity of the object recognition. The cellular neural network is utilized to accelerate the visual attention algorithm for selecting salient image regions rapidly. The dual-mode parallel processor is configured into single instruction, multiple data (SIMD) or multiple-instruction-multiple-data modes to perform data-intensive image processing operations while exploiting pixel-level and feature-level parallelisms required for the attention-based object recognition. The algorithm's hybrid parallelization strategy on the proposed architecture is adopted to obtain maximum performance improvement. The performance analysis results, using a cycle-accurate architecture simulator, show that the proposed architecture achieves a speedup of 2.8 times for the target algorithm over conventional massively parallel SIMD architecture at low hardware cost overhead. A prototype chip of the proposed architecture, fabricated in 0.13 mu m complementary metal-oxide-semiconductor technology, achieves 22 frames/s real-time object recognition with less than 600 mW power consumption.
引用
收藏
页码:1612 / 1622
页数:11
相关论文
共 50 条
  • [21] FPGA-Based Implementation of a Real-Time Object Recognition System Using Convolutional Neural Network
    Gilan, Ali Azarmi
    Emad, Mohammad
    Alizadeh, Bijan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (04) : 755 - 759
  • [22] Meta-neural-network for real-time and passive deep-learning-based object recognition
    Jingkai Weng
    Yujiang Ding
    Chengbo Hu
    Xue-Feng Zhu
    Bin Liang
    Jing Yang
    Jianchun Cheng
    [J]. Nature Communications, 11
  • [23] Meta-neural-network for real-time and passive deep-learning-based object recognition
    Weng, Jingkai
    Ding, Yujiang
    Hu, Chengbo
    Zhu, Xue-Feng
    Liang, Bin
    Yang, Jing
    Cheng, Jianchun
    [J]. NATURE COMMUNICATIONS, 2020, 11 (01)
  • [24] Real-time iris recognition by a rotation spreading neural network
    Murakami, M
    Takano, H
    Nakamura, K
    [J]. SICE 2003 ANNUAL CONFERENCE, VOLS 1-3, 2003, : 283 - 289
  • [25] Towards highly configurable real-time object request brokers
    Klefstad, R
    Schmidt, DC
    O'Ryan, C
    [J]. ISORC 2002: FIFTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, 2002, : 437 - 447
  • [26] REAL WORLD OBJECT RECOGNITION WITH A NEURAL NETWORK
    SEABROOK, G
    [J]. BT TECHNOLOGY JOURNAL, 1992, 10 (03): : 16 - 19
  • [27] Dynamic Scheduling of Real-Time Tasks in Heterogeneous Multicore Systems
    Baital, Kalyan
    Chakrabarti, Amlan
    [J]. IEEE EMBEDDED SYSTEMS LETTERS, 2019, 11 (01) : 29 - 32
  • [28] Real-time object recognition on image sequences with the adaptable time delay neural network algorithm -: applications for autonomous vehicles
    Wöhler, C
    Anlauf, JK
    [J]. IMAGE AND VISION COMPUTING, 2001, 19 (9-10) : 593 - 618
  • [29] Efficient Real-Time Object Detection based on Convolutional Neural Network
    Abd Shehab, Mohanad
    Al-Gizi, Ammar
    Swadi, Salah M.
    [J]. 2021 INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL ELECTRICITY (ICATE), 2021,
  • [30] TRaX: A Multicore Hardware Architecture for Real-Time Ray Tracing
    Spjut, Josef
    Kensler, Andrew
    Kopta, Daniel
    Brunvand, Erik
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (12) : 1802 - 1815